CINXE.COM

Xilinx - Wikipedia

<!DOCTYPE html> <html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-enabled skin-theme-clientpref-day vector-toc-available" lang="en" dir="ltr"> <head> <meta charset="UTF-8"> <title>Xilinx - Wikipedia</title> <script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-enabled skin-theme-clientpref-day vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy", "wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"51053c5e-a24f-4989-b768-3ab3460d0ac4","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Xilinx","wgTitle":"Xilinx","wgCurRevisionId":1258654762,"wgRevisionId":1258654762,"wgArticleId":816732,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages with non-numeric formatnum arguments","Webarchive template wayback links","All articles with dead external links","Articles with dead external links from August 2018","Articles with permanently dead external links","Webarchive template archiveis links","CS1 maint: numeric names: authors list","CS1 maint: unfit URL","CS1 maint: archived copy as title","Articles with dead external links from October 2017","Articles with short description","Short description is different from Wikidata", "All articles with vague or ambiguous time","Vague or ambiguous time from February 2023","Wikipedia articles needing clarification from December 2021","All articles with failed verification","Articles with failed verification from February 2023","All articles with unsourced statements","Articles with unsourced statements from February 2023","Wikipedia articles containing buzzwords from July 2019","Wikipedia articles that are excessively detailed from March 2020","All articles that are excessively detailed","Wikipedia articles with style issues from March 2020","All articles with style issues","Articles with a promotional tone from June 2020","All articles with a promotional tone","Articles with multiple maintenance issues","Articles with unsourced statements from June 2019","Commons category link from Wikidata","Official website different in Wikidata and Wikipedia","AMD","1990 initial public offerings","1984 establishments in California","2022 mergers and acquisitions", "2023 disestablishments in California","American brands","American companies established in 1984","American companies disestablished in 2023","Companies formerly listed on the Nasdaq","American corporate subsidiaries","Electronics companies established in 1984","Fabless semiconductor companies","Manufacturing companies based in San Jose, California","Semiconductor companies of the United States","Technology companies based in the San Francisco Bay Area","Defunct computer companies of the United States","Defunct computer hardware companies","Server hardware"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Xilinx","wgRelevantArticleId":816732,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgCiteReferencePreviewsActive":false,"wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true, "wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":0,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":100000,"wgRelatedArticlesCompat":[],"wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":false,"wgVector2022LanguageInHeader":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q1046482","wgCheckUserClientHintsHeadersJsApi":["brands","architecture","bitness","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready", "ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.search.codex.styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.makeCollapsible.styles":"ready","ext.wikimediamessages.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.bootstrap","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.interface","ext.cx.eventlogging.campaigns", "ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession","wikibase.sidebar.tracking"];</script> <script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"}); }];});});</script> <link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022"> <script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script> <meta name="ResourceLoaderDynamicStyles" content=""> <link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022"> <meta name="generator" content="MediaWiki 1.44.0-wmf.4"> <meta name="referrer" content="origin"> <meta name="referrer" content="origin-when-cross-origin"> <meta name="robots" content="max-image-preview:standard"> <meta name="format-detection" content="telephone=no"> <meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/d/d9/XilinxInc-lobby.jpg"> <meta property="og:image:width" content="1200"> <meta property="og:image:height" content="676"> <meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/d/d9/XilinxInc-lobby.jpg"> <meta property="og:image:width" content="800"> <meta property="og:image:height" content="451"> <meta property="og:image:width" content="640"> <meta property="og:image:height" content="361"> <meta name="viewport" content="width=1120"> <meta property="og:title" content="Xilinx - Wikipedia"> <meta property="og:type" content="website"> <link rel="preconnect" href="//upload.wikimedia.org"> <link rel="alternate" media="only screen and (max-width: 640px)" href="//en.m.wikipedia.org/wiki/Xilinx"> <link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Xilinx&amp;action=edit"> <link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"> <link rel="icon" href="/static/favicon/wikipedia.ico"> <link rel="search" type="application/opensearchdescription+xml" href="/w/rest.php/v1/search" title="Wikipedia (en)"> <link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"> <link rel="canonical" href="https://en.wikipedia.org/wiki/Xilinx"> <link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en"> <link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"> <link rel="dns-prefetch" href="//meta.wikimedia.org" /> <link rel="dns-prefetch" href="//login.wikimedia.org"> </head> <body class="skin--responsive skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Xilinx rootpage-Xilinx skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a> <div class="vector-header-container"> <header class="vector-header mw-header"> <div class="vector-header-start"> <nav class="vector-main-menu-landmark" aria-label="Site"> <div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right" > <input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox " aria-label="Main menu" > <label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span> <span class="vector-dropdown-label-text">Main menu</span> </label> <div class="vector-dropdown-content"> <div id="vector-main-menu-unpinned-container" class="vector-unpinned-container"> <div id="vector-main-menu" class="vector-main-menu vector-pinnable-element"> <div class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned" data-feature-name="main-menu-pinned" data-pinnable-element-id="vector-main-menu" data-pinned-container-id="vector-main-menu-pinned-container" data-unpinned-container-id="vector-main-menu-unpinned-container" > <div class="vector-pinnable-header-label">Main menu</div> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button> </div> <div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation" > <div class="vector-menu-heading"> Navigation </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li> </ul> </div> </div> <div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction" > <div class="vector-menu-heading"> Contribute </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li> </ul> </div> </div> </div> </div> </div> </div> </nav> <a href="/wiki/Main_Page" class="mw-logo"> <img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50"> <span class="mw-logo-container skin-invert"> <img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;"> <img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;"> </span> </a> </div> <div class="vector-header-end"> <div id="p-search" role="search" class="vector-search-box-vue vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box"> <a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span> <span>Search</span> </a> <div class="vector-typeahead-search-container"> <div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width"> <form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button"> <div id="simpleSearch" class="cdx-search-input__input-wrapper" data-search-loc="header-moved"> <div class="cdx-text-input cdx-text-input--has-start-icon"> <input class="cdx-text-input__input" type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput" > <span class="cdx-text-input__icon cdx-text-input__start-icon"></span> </div> <input type="hidden" name="title" value="Special:Search"> </div> <button class="cdx-button cdx-search-input__end-button">Search</button> </form> </div> </div> </div> <nav class="vector-user-links vector-user-links-wide" aria-label="Personal tools"> <div class="vector-user-links-main"> <div id="p-vector-user-menu-preferences" class="vector-menu mw-portlet emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> <div id="p-vector-user-menu-userpage" class="vector-menu mw-portlet emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> <nav class="vector-appearance-landmark" aria-label="Appearance"> <div id="vector-appearance-dropdown" class="vector-dropdown " title="Change the appearance of the page&#039;s font size, width, and color" > <input type="checkbox" id="vector-appearance-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-appearance-dropdown" class="vector-dropdown-checkbox " aria-label="Appearance" > <label id="vector-appearance-dropdown-label" for="vector-appearance-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" ><span class="vector-icon mw-ui-icon-appearance mw-ui-icon-wikimedia-appearance"></span> <span class="vector-dropdown-label-text">Appearance</span> </label> <div class="vector-dropdown-content"> <div id="vector-appearance-unpinned-container" class="vector-unpinned-container"> </div> </div> </div> </nav> <div id="p-vector-user-menu-notifications" class="vector-menu mw-portlet emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> <div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="pt-sitesupport-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" class=""><span>Donate</span></a> </li> <li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:CreateAccount&amp;returnto=Xilinx" title="You are encouraged to create an account and log in; however, it is not mandatory" class=""><span>Create account</span></a> </li> <li id="pt-login-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:UserLogin&amp;returnto=Xilinx" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o" class=""><span>Log in</span></a> </li> </ul> </div> </div> </div> <div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out" title="Log in and more options" > <input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox " aria-label="Personal tools" > <label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span> <span class="vector-dropdown-label-text">Personal tools</span> </label> <div class="vector-dropdown-content"> <div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item" title="User menu" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="pt-sitesupport" class="user-links-collapsible-item mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en"><span>Donate</span></a></li><li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Xilinx" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Xilinx" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li> </ul> </div> </div> <div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor" > <div class="vector-menu-heading"> Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a> </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li> </ul> </div> </div> </div> </div> </nav> </div> </header> </div> <div class="mw-page-container"> <div class="mw-page-container-inner"> <div class="vector-sitenotice-container"> <div id="siteNotice"><!-- CentralNotice --></div> </div> <div class="vector-column-start"> <div class="vector-main-menu-container"> <div id="mw-navigation"> <nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site"> <div id="vector-main-menu-pinned-container" class="vector-pinned-container"> </div> </nav> </div> </div> <div class="vector-sticky-pinned-container"> <nav id="mw-panel-toc" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark"> <div id="vector-toc-pinned-container" class="vector-pinned-container"> <div id="vector-toc" class="vector-toc vector-pinnable-element"> <div class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned" data-feature-name="toc-pinned" data-pinnable-element-id="vector-toc" > <h2 class="vector-pinnable-header-label">Contents</h2> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button> </div> <ul class="vector-toc-contents" id="mw-panel-toc-list"> <li id="toc-mw-content-text" class="vector-toc-list-item vector-toc-level-1"> <a href="#" class="vector-toc-link"> <div class="vector-toc-text">(Top)</div> </a> </li> <li id="toc-Company_overview" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#Company_overview"> <div class="vector-toc-text"> <span class="vector-toc-numb">1</span> <span>Company overview</span> </div> </a> <ul id="toc-Company_overview-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-History" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#History"> <div class="vector-toc-text"> <span class="vector-toc-numb">2</span> <span>History</span> </div> </a> <button aria-controls="toc-History-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle"> <span class="vector-icon mw-ui-icon-wikimedia-expand"></span> <span>Toggle History subsection</span> </button> <ul id="toc-History-sublist" class="vector-toc-list"> <li id="toc-Early_history" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Early_history"> <div class="vector-toc-text"> <span class="vector-toc-numb">2.1</span> <span>Early history</span> </div> </a> <ul id="toc-Early_history-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Expansion" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Expansion"> <div class="vector-toc-text"> <span class="vector-toc-numb">2.2</span> <span>Expansion</span> </div> </a> <ul id="toc-Expansion-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Recent_history" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Recent_history"> <div class="vector-toc-text"> <span class="vector-toc-numb">2.3</span> <span>Recent history</span> </div> </a> <ul id="toc-Recent_history-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-Technology" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#Technology"> <div class="vector-toc-text"> <span class="vector-toc-numb">3</span> <span>Technology</span> </div> </a> <ul id="toc-Technology-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Family_lines_of_products" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#Family_lines_of_products"> <div class="vector-toc-text"> <span class="vector-toc-numb">4</span> <span>Family lines of products</span> </div> </a> <button aria-controls="toc-Family_lines_of_products-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle"> <span class="vector-icon mw-ui-icon-wikimedia-expand"></span> <span>Toggle Family lines of products subsection</span> </button> <ul id="toc-Family_lines_of_products-sublist" class="vector-toc-list"> <li id="toc-Virtex_family" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Virtex_family"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.1</span> <span>Virtex family</span> </div> </a> <ul id="toc-Virtex_family-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Kintex" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Kintex"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.2</span> <span>Kintex</span> </div> </a> <ul id="toc-Kintex-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Artix" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Artix"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.3</span> <span>Artix</span> </div> </a> <ul id="toc-Artix-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Zynq" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Zynq"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.4</span> <span>Zynq</span> </div> </a> <ul id="toc-Zynq-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Spartan_family" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Spartan_family"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.5</span> <span>Spartan family</span> </div> </a> <ul id="toc-Spartan_family-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-EasyPath" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#EasyPath"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.6</span> <span>EasyPath</span> </div> </a> <ul id="toc-EasyPath-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Versal" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Versal"> <div class="vector-toc-text"> <span class="vector-toc-numb">4.7</span> <span>Versal</span> </div> </a> <ul id="toc-Versal-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-See_also" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#See_also"> <div class="vector-toc-text"> <span class="vector-toc-numb">5</span> <span>See also</span> </div> </a> <ul id="toc-See_also-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-References" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#References"> <div class="vector-toc-text"> <span class="vector-toc-numb">6</span> <span>References</span> </div> </a> <ul id="toc-References-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-External_links" class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded"> <a class="vector-toc-link" href="#External_links"> <div class="vector-toc-text"> <span class="vector-toc-numb">7</span> <span>External links</span> </div> </a> <ul id="toc-External_links-sublist" class="vector-toc-list"> </ul> </li> </ul> </div> </div> </nav> </div> </div> <div class="mw-content-container"> <main id="content" class="mw-body"> <header class="mw-body-header vector-page-titlebar"> <nav aria-label="Contents" class="vector-toc-landmark"> <div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left" > <input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox " aria-label="Toggle the table of contents" > <label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span> <span class="vector-dropdown-label-text">Toggle the table of contents</span> </label> <div class="vector-dropdown-content"> <div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container"> </div> </div> </div> </nav> <h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">Xilinx</span></h1> <div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang" > <input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 30 languages" > <label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-30" aria-hidden="true" ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span> <span class="vector-dropdown-label-text">30 languages</span> </label> <div class="vector-dropdown-content"> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D8%B2%D8%A7%D9%8A%D9%84%D9%86%D9%8A%D9%83%D8%B3" title="زايلنيكس – Arabic" lang="ar" hreflang="ar" data-title="زايلنيكس" data-language-autonym="العربية" data-language-local-name="Arabic" class="interlanguage-link-target"><span>العربية</span></a></li><li class="interlanguage-link interwiki-azb mw-list-item"><a href="https://azb.wikipedia.org/wiki/%D8%B2%D8%A7%DB%8C%D9%84%DB%8C%D9%86%DA%A9%D8%B3" title="زایلینکس – South Azerbaijani" lang="azb" hreflang="azb" data-title="زایلینکس" data-language-autonym="تۆرکجه" data-language-local-name="South Azerbaijani" class="interlanguage-link-target"><span>تۆرکجه</span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Xilinx" title="Xilinx – Catalan" lang="ca" hreflang="ca" data-title="Xilinx" data-language-autonym="Català" data-language-local-name="Catalan" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-cs mw-list-item"><a href="https://cs.wikipedia.org/wiki/Xilinx" title="Xilinx – Czech" lang="cs" hreflang="cs" data-title="Xilinx" data-language-autonym="Čeština" data-language-local-name="Czech" class="interlanguage-link-target"><span>Čeština</span></a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/Xilinx" title="Xilinx – German" lang="de" hreflang="de" data-title="Xilinx" data-language-autonym="Deutsch" data-language-local-name="German" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Xilinx" title="Xilinx – Spanish" lang="es" hreflang="es" data-title="Xilinx" data-language-autonym="Español" data-language-local-name="Spanish" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D8%B2%D8%A7%DB%8C%D9%84%DB%8C%D9%86%DA%A9%D8%B3" title="زایلینکس – Persian" lang="fa" hreflang="fa" data-title="زایلینکس" data-language-autonym="فارسی" data-language-local-name="Persian" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Xilinx" title="Xilinx – French" lang="fr" hreflang="fr" data-title="Xilinx" data-language-autonym="Français" data-language-local-name="French" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/%EC%9E%90%EC%9D%BC%EB%A7%81%EC%8A%A4" title="자일링스 – Korean" lang="ko" hreflang="ko" data-title="자일링스" data-language-autonym="한국어" data-language-local-name="Korean" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-ig mw-list-item"><a href="https://ig.wikipedia.org/wiki/Xilinx" title="Xilinx – Igbo" lang="ig" hreflang="ig" data-title="Xilinx" data-language-autonym="Igbo" data-language-local-name="Igbo" class="interlanguage-link-target"><span>Igbo</span></a></li><li class="interlanguage-link interwiki-id mw-list-item"><a href="https://id.wikipedia.org/wiki/Xilinx" title="Xilinx – Indonesian" lang="id" hreflang="id" data-title="Xilinx" data-language-autonym="Bahasa Indonesia" data-language-local-name="Indonesian" class="interlanguage-link-target"><span>Bahasa Indonesia</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/Xilinx" title="Xilinx – Italian" lang="it" hreflang="it" data-title="Xilinx" data-language-autonym="Italiano" data-language-local-name="Italian" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-he mw-list-item"><a href="https://he.wikipedia.org/wiki/%D7%96%D7%99%D7%99%D7%9C%D7%99%D7%A0%D7%A7%D7%A1" title="זיילינקס – Hebrew" lang="he" hreflang="he" data-title="זיילינקס" data-language-autonym="עברית" data-language-local-name="Hebrew" class="interlanguage-link-target"><span>עברית</span></a></li><li class="interlanguage-link interwiki-ms mw-list-item"><a href="https://ms.wikipedia.org/wiki/Xilinx" title="Xilinx – Malay" lang="ms" hreflang="ms" data-title="Xilinx" data-language-autonym="Bahasa Melayu" data-language-local-name="Malay" class="interlanguage-link-target"><span>Bahasa Melayu</span></a></li><li class="interlanguage-link interwiki-my mw-list-item"><a href="https://my.wikipedia.org/wiki/%E1%80%87%E1%80%AD%E1%80%AF%E1%80%84%E1%80%BA%E1%80%9C%E1%80%84%E1%80%BA%E1%80%B8%E1%80%80%E1%80%BA%E1%80%85%E1%80%BA" title="ဇိုင်လင်းက်စ် – Burmese" lang="my" hreflang="my" data-title="ဇိုင်လင်းက်စ်" data-language-autonym="မြန်မာဘာသာ" data-language-local-name="Burmese" class="interlanguage-link-target"><span>မြန်မာဘာသာ</span></a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/Xilinx" title="Xilinx – Dutch" lang="nl" hreflang="nl" data-title="Xilinx" data-language-autonym="Nederlands" data-language-local-name="Dutch" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/%E3%82%B6%E3%82%A4%E3%83%AA%E3%83%B3%E3%82%AF%E3%82%B9" title="ザイリンクス – Japanese" lang="ja" hreflang="ja" data-title="ザイリンクス" data-language-autonym="日本語" data-language-local-name="Japanese" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/Xilinx" title="Xilinx – Norwegian Bokmål" lang="nb" hreflang="nb" data-title="Xilinx" data-language-autonym="Norsk bokmål" data-language-local-name="Norwegian Bokmål" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/Xilinx" title="Xilinx – Polish" lang="pl" hreflang="pl" data-title="Xilinx" data-language-autonym="Polski" data-language-local-name="Polish" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Xilinx" title="Xilinx – Portuguese" lang="pt" hreflang="pt" data-title="Xilinx" data-language-autonym="Português" data-language-local-name="Portuguese" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ro mw-list-item"><a href="https://ro.wikipedia.org/wiki/Xilinx" title="Xilinx – Romanian" lang="ro" hreflang="ro" data-title="Xilinx" data-language-autonym="Română" data-language-local-name="Romanian" class="interlanguage-link-target"><span>Română</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/Xilinx" title="Xilinx – Russian" lang="ru" hreflang="ru" data-title="Xilinx" data-language-autonym="Русский" data-language-local-name="Russian" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/Xilinx" title="Xilinx – Serbian" lang="sr" hreflang="sr" data-title="Xilinx" data-language-autonym="Српски / srpski" data-language-local-name="Serbian" class="interlanguage-link-target"><span>Српски / srpski</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/Xilinx" title="Xilinx – Finnish" lang="fi" hreflang="fi" data-title="Xilinx" data-language-autonym="Suomi" data-language-local-name="Finnish" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/Xilinx" title="Xilinx – Swedish" lang="sv" hreflang="sv" data-title="Xilinx" data-language-autonym="Svenska" data-language-local-name="Swedish" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/Xilinx" title="Xilinx – Turkish" lang="tr" hreflang="tr" data-title="Xilinx" data-language-autonym="Türkçe" data-language-local-name="Turkish" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/Xilinx" title="Xilinx – Ukrainian" lang="uk" hreflang="uk" data-title="Xilinx" data-language-autonym="Українська" data-language-local-name="Ukrainian" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-ur mw-list-item"><a href="https://ur.wikipedia.org/wiki/%D8%B2%DB%8C%D9%84%DB%8C%D9%86%DA%A9%D8%B3" title="زیلینکس – Urdu" lang="ur" hreflang="ur" data-title="زیلینکس" data-language-autonym="اردو" data-language-local-name="Urdu" class="interlanguage-link-target"><span>اردو</span></a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/Xilinx" title="Xilinx – Vietnamese" lang="vi" hreflang="vi" data-title="Xilinx" data-language-autonym="Tiếng Việt" data-language-local-name="Vietnamese" class="interlanguage-link-target"><span>Tiếng Việt</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/%E8%B5%9B%E7%81%B5%E6%80%9D" title="赛灵思 – Chinese" lang="zh" hreflang="zh" data-title="赛灵思" data-language-autonym="中文" data-language-local-name="Chinese" class="interlanguage-link-target"><span>中文</span></a></li> </ul> <div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1046482#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div> </div> </div> </div> </header> <div class="vector-page-toolbar"> <div class="vector-page-toolbar-container"> <div id="left-navigation"> <nav aria-label="Namespaces"> <div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Xilinx" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:Xilinx" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li> </ul> </div> </div> <div id="vector-variants-dropdown" class="vector-dropdown emptyPortlet" > <input type="checkbox" id="vector-variants-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-variants-dropdown" class="vector-dropdown-checkbox " aria-label="Change language variant" > <label id="vector-variants-dropdown-label" for="vector-variants-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true" ><span class="vector-dropdown-label-text">English</span> </label> <div class="vector-dropdown-content"> <div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> </div> </div> </nav> </div> <div id="right-navigation" class="vector-collapsible"> <nav aria-label="Views"> <div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Xilinx"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Xilinx&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Xilinx&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li> </ul> </div> </div> </nav> <nav class="vector-page-tools-landmark" aria-label="Page tools"> <div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown" > <input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox " aria-label="Tools" > <label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true" ><span class="vector-dropdown-label-text">Tools</span> </label> <div class="vector-dropdown-content"> <div id="vector-page-tools-unpinned-container" class="vector-unpinned-container"> <div id="vector-page-tools" class="vector-page-tools vector-pinnable-element"> <div class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned" data-feature-name="page-tools-pinned" data-pinnable-element-id="vector-page-tools" data-pinned-container-id="vector-page-tools-pinned-container" data-unpinned-container-id="vector-page-tools-unpinned-container" > <div class="vector-pinnable-header-label">Tools</div> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button> </div> <div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items" title="More options" > <div class="vector-menu-heading"> Actions </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/Xilinx"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Xilinx&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Xilinx&amp;action=history"><span>View history</span></a></li> </ul> </div> </div> <div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb" > <div class="vector-menu-heading"> General </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/Xilinx" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/Xilinx" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Xilinx&amp;oldid=1258654762" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Xilinx&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Xilinx&amp;id=1258654762&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FXilinx"><span>Get shortened URL</span></a></li><li id="t-urlshortener-qrcode" class="mw-list-item"><a href="/w/index.php?title=Special:QrCode&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FXilinx"><span>Download QR code</span></a></li> </ul> </div> </div> <div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export" > <div class="vector-menu-heading"> Print/export </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Xilinx&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Xilinx&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li> </ul> </div> </div> <div id="p-wikibase-otherprojects" class="vector-menu mw-portlet mw-portlet-wikibase-otherprojects" > <div class="vector-menu-heading"> In other projects </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li class="wb-otherproject-link wb-otherproject-commons mw-list-item"><a href="https://commons.wikimedia.org/wiki/Category:Xilinx" hreflang="en"><span>Wikimedia Commons</span></a></li><li id="t-wikibase" class="wb-otherproject-link wb-otherproject-wikibase-dataitem mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1046482" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li> </ul> </div> </div> </div> </div> </div> </div> </nav> </div> </div> </div> <div class="vector-column-end"> <div class="vector-sticky-pinned-container"> <nav class="vector-page-tools-landmark" aria-label="Page tools"> <div id="vector-page-tools-pinned-container" class="vector-pinned-container"> </div> </nav> <nav class="vector-appearance-landmark" aria-label="Appearance"> <div id="vector-appearance-pinned-container" class="vector-pinned-container"> <div id="vector-appearance" class="vector-appearance vector-pinnable-element"> <div class="vector-pinnable-header vector-appearance-pinnable-header vector-pinnable-header-pinned" data-feature-name="appearance-pinned" data-pinnable-element-id="vector-appearance" data-pinned-container-id="vector-appearance-pinned-container" data-unpinned-container-id="vector-appearance-unpinned-container" > <div class="vector-pinnable-header-label">Appearance</div> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-appearance.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-appearance.unpin">hide</button> </div> </div> </div> </nav> </div> </div> <div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container> <div class="vector-body-before-content"> <div class="mw-indicators"> </div> <div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div> </div> <div id="contentSub"><div id="mw-content-subtitle"></div></div> <div id="mw-content-text" class="mw-body-content"><div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">American technology company</div> <style data-mw-deduplicate="TemplateStyles:r1257001546">.mw-parser-output .infobox-subbox{padding:0;border:none;margin:-3px;width:auto;min-width:100%;font-size:100%;clear:none;float:none;background-color:transparent}.mw-parser-output .infobox-3cols-child{margin:auto}.mw-parser-output .infobox .navbar{font-size:100%}@media screen{html.skin-theme-clientpref-night .mw-parser-output .infobox-full-data:not(.notheme)>div:not(.notheme)[style]{background:#1f1f23!important;color:#f8f9fa}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .infobox-full-data:not(.notheme) div:not(.notheme){background:#1f1f23!important;color:#f8f9fa}}@media(min-width:640px){body.skin--responsive .mw-parser-output .infobox-table{display:table!important}body.skin--responsive .mw-parser-output .infobox-table>caption{display:table-caption!important}body.skin--responsive .mw-parser-output .infobox-table>tbody{display:table-row-group}body.skin--responsive .mw-parser-output .infobox-table tr{display:table-row!important}body.skin--responsive .mw-parser-output .infobox-table th,body.skin--responsive .mw-parser-output .infobox-table td{padding-left:inherit;padding-right:inherit}}</style><style data-mw-deduplicate="TemplateStyles:r1242257876">.mw-parser-output .ib-company .infobox-label{padding-right:0.5em}.mw-parser-output .ib-company .infobox-data,.mw-parser-output .ib-company .infobox-below{line-height:1.35em}.mw-parser-output .ib-company-logo img{background-color:#f8f9fa}.mw-parser-output .ib-company-locality,.mw-parser-output .ib-company-country{display:inline}</style><table class="infobox ib-company vcard"><caption class="infobox-title fn org">Xilinx, Inc.</caption><tbody><tr><td colspan="2" class="infobox-image ib-company-logo logo"><span class="mw-default-size" typeof="mw:File/Frameless"><a href="/wiki/File:AMD_Xilinx_logo.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a9/AMD_Xilinx_logo.svg/220px-AMD_Xilinx_logo.svg.png" decoding="async" width="220" height="101" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a9/AMD_Xilinx_logo.svg/330px-AMD_Xilinx_logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a9/AMD_Xilinx_logo.svg/440px-AMD_Xilinx_logo.svg.png 2x" data-file-width="512" data-file-height="236" /></a></span></td></tr><tr><td colspan="2" class="infobox-image ib-company-logo logo"><span typeof="mw:File"><a href="/wiki/File:XilinxInc-lobby.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d9/XilinxInc-lobby.jpg/250px-XilinxInc-lobby.jpg" decoding="async" width="250" height="141" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/d/d9/XilinxInc-lobby.jpg 1.5x" data-file-width="268" data-file-height="151" /></a></span><div class="infobox-caption">Headquarters in the United States</div></td></tr><tr><th scope="row" class="infobox-label">Company type</th><td class="infobox-data category"><a href="/wiki/Subsidiary" title="Subsidiary">Subsidiary</a></td></tr><tr><th scope="row" class="infobox-label"><div style="display: inline-block; line-height: 1.2em; padding: .1em 0;"><a href="/wiki/Ticker_symbol" title="Ticker symbol">Traded as</a></div></th><td class="infobox-data"><a href="/wiki/Nasdaq" title="Nasdaq">Nasdaq</a>:&#160;XLNX</td></tr><tr><th scope="row" class="infobox-label">Industry</th><td class="infobox-data category"><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuits</a></td></tr><tr><th scope="row" class="infobox-label">Founded</th><td class="infobox-data">1984<span class="noprint">&#59;&#32;40&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">1984</span>)</span><sup id="cite_ref-Xilinx-Inc-Jun-1996-10-K_1-0" class="reference"><a href="#cite_note-Xilinx-Inc-Jun-1996-10-K-1"><span class="cite-bracket">&#91;</span>1<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label">Founders</th><td class="infobox-data agent"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="plainlist"><ul><li><a href="/wiki/James_V._Barnett_II" title="James V. Barnett II">James V. Barnett II</a></li><li><a href="/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a></li><li><a href="/wiki/Bernie_Vonderschmitt" class="mw-redirect" title="Bernie Vonderschmitt">Bernie Vonderschmitt</a></li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Defunct</th><td class="infobox-data">June&#160;6, 2023<span class="noprint">&#59;&#32;17 months ago</span><span style="display:none">&#160;(<span class="dtend">2023-06-06</span>)</span></td></tr><tr><th scope="row" class="infobox-label">Fate</th><td class="infobox-data">Acquired by <a href="/wiki/AMD" title="AMD">AMD</a> in 2022 and Xilinx's generic branding phased out in 2023</td></tr><tr><th scope="row" class="infobox-label">Headquarters</th><td class="infobox-data label"><a href="/wiki/San_Jose,_California" title="San Jose, California">San Jose</a>, <a href="/wiki/California" title="California">California</a>, U.S.</td></tr><tr><th scope="row" class="infobox-label"><div style="display: inline-block; line-height: 1.2em; padding: .1em 0;">Area served</div></th><td class="infobox-data">Worldwide</td></tr><tr><th scope="row" class="infobox-label"><div style="display: inline-block; line-height: 1.2em; padding: .1em 0;">Key people</div></th><td class="infobox-data agent"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist nowrap"><ul><li>Dennis Segers (<a href="/wiki/Chairman" class="mw-redirect" title="Chairman">chairman</a>)</li><li><a href="/wiki/Victor_Peng" title="Victor Peng">Victor Peng</a> (<a href="/wiki/President_(corporate_title)" title="President (corporate title)">president</a>, <a href="/wiki/Chief_Executive_Officer" class="mw-redirect" title="Chief Executive Officer">CEO</a>)</li><li>Brice Hill (<a href="/wiki/Chief_Financial_Officer" class="mw-redirect" title="Chief Financial Officer">CFO</a>)<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup></li><li>Ivo Bolsens (<a href="/wiki/Chief_Technology_Officer" class="mw-redirect" title="Chief Technology Officer">CTO</a>)</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Products</th><td class="infobox-data"><a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGAs</a>, <a href="/wiki/CPLD" class="mw-redirect" title="CPLD">CPLDs</a></td></tr><tr><th scope="row" class="infobox-label">Revenue</th><td class="infobox-data"><span class="nowrap"><span typeof="mw:File"><span title="Decrease"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" width="11" height="11" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300" /></span></span> <span style="white-space: nowrap"><a href="/wiki/United_States_dollar" title="United States dollar">US$</a>3.15 billion</span> (2021)</span><sup id="cite_ref-2021_10-K_3-0" class="reference"><a href="#cite_note-2021_10-K-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label"><div style="display: inline-block; line-height: 1.2em; padding: .1em 0;"><a href="/wiki/Earnings_before_interest_and_taxes" title="Earnings before interest and taxes">Operating income</a></div></th><td class="infobox-data"><span class="nowrap"><span typeof="mw:File"><span title="Decrease"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" width="11" height="11" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300" /></span></span> <span style="white-space: nowrap">US$753 million</span> (2021)</span><sup id="cite_ref-2021_10-K_3-1" class="reference"><a href="#cite_note-2021_10-K-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label"><div style="display: inline-block; line-height: 1.2em; padding: .1em 0;"><a href="/wiki/Net_income" title="Net income">Net income</a></div></th><td class="infobox-data"><span class="nowrap"><span typeof="mw:File"><span title="Decrease"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" width="11" height="11" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300" /></span></span> <span style="white-space: nowrap">US$646 million</span> (2021)</span><sup id="cite_ref-2021_10-K_3-2" class="reference"><a href="#cite_note-2021_10-K-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label"><span class="nowrap"><a href="/wiki/Asset" title="Asset">Total assets</a></span></th><td class="infobox-data"><span class="nowrap"><span typeof="mw:File"><span title="Increase"><img alt="Increase" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/11px-Increase2.svg.png" decoding="async" width="11" height="11" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/17px-Increase2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/22px-Increase2.svg.png 2x" data-file-width="300" data-file-height="300" /></span></span> <span style="white-space: nowrap">US$5.52 billion</span> (2021)</span><sup id="cite_ref-2021_10-K_3-3" class="reference"><a href="#cite_note-2021_10-K-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label"><span class="nowrap"><a href="/wiki/Equity_(finance)" title="Equity (finance)">Total equity</a></span></th><td class="infobox-data"><span class="nowrap"><span typeof="mw:File"><span title="Increase"><img alt="Increase" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/11px-Increase2.svg.png" decoding="async" width="11" height="11" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/17px-Increase2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/22px-Increase2.svg.png 2x" data-file-width="300" data-file-height="300" /></span></span> <span style="white-space: nowrap">US$2.89 billion</span> (2021)</span><sup id="cite_ref-2021_10-K_3-4" class="reference"><a href="#cite_note-2021_10-K-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label"><div style="display: inline-block; line-height: 1.2em; padding: .1em 0;">Number of employees</div></th><td class="infobox-data">4,890 (April 2021)<sup id="cite_ref-2021_10-K_3-5" class="reference"><a href="#cite_note-2021_10-K-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup></td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Parent_company" class="mw-redirect" title="Parent company">Parent</a></th><td class="infobox-data"><a href="/wiki/AMD" title="AMD">AMD</a></td></tr><tr><th scope="row" class="infobox-label">Website</th><td class="infobox-data"><span class="url"><a rel="nofollow" class="external text" href="http://www.xilinx.com/">www<wbr />.xilinx<wbr />.com</a></span> <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q1046482#P856" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></td></tr></tbody></table> <p><b>Xilinx, Inc.</b> (<span class="rt-commentedText nowrap"><span class="IPA nopopups noexcerpt" lang="en-fonipa"><a href="/wiki/Help:IPA/English" title="Help:IPA/English">/<span style="border-bottom:1px dotted"><span title="/ˈ/: primary stress follows">ˈ</span><span title="&#39;z&#39; in &#39;zoom&#39;">z</span><span title="/aɪ/: &#39;i&#39; in &#39;tide&#39;">aɪ</span><span title="&#39;l&#39; in &#39;lie&#39;">l</span><span title="/ɪ/: &#39;i&#39; in &#39;kit&#39;">ɪ</span><span title="/ŋ/: &#39;ng&#39; in &#39;sing&#39;">ŋ</span><span title="&#39;k&#39; in &#39;kind&#39;">k</span><span title="&#39;s&#39; in &#39;sigh&#39;">s</span></span>/</a></span></span> <a href="/wiki/Help:Pronunciation_respelling_key" title="Help:Pronunciation respelling key"><i title="English pronunciation respelling"><span style="font-size:90%">ZY</span>-links</i></a>) was an American technology and <a href="/wiki/Semiconductor" title="Semiconductor">semiconductor</a> company that primarily supplied <a href="/wiki/Programmable_logic_device" title="Programmable logic device">programmable logic devices</a>. The company is renowned for inventing the first commercially viable <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate array</a> (FPGA). It also pioneered the first <a href="/wiki/Fabless_manufacturing" title="Fabless manufacturing">fabless manufacturing</a> model.<sup id="cite_ref-:0b_4-0" class="reference"><a href="#cite_note-:0b-4"><span class="cite-bracket">&#91;</span>4<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-six_5-0" class="reference"><a href="#cite_note-six-5"><span class="cite-bracket">&#91;</span>5<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-eleven_6-0" class="reference"><a href="#cite_note-eleven-6"><span class="cite-bracket">&#91;</span>6<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx was co-founded by <a href="/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a>, <a href="/wiki/Bernard_Vonderschmitt" class="mw-redirect" title="Bernard Vonderschmitt">Bernard Vonderschmitt</a>, and <a href="/wiki/James_V._Barnett_II" title="James V. Barnett II">James V Barnett II</a> in 1984. The company went public on the <a href="/wiki/Nasdaq" title="Nasdaq">Nasdaq</a> in 1990.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span class="cite-bracket">&#91;</span>7<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span class="cite-bracket">&#91;</span>8<span class="cite-bracket">&#93;</span></a></sup> In October 2020, <a href="/wiki/AMD" title="AMD">AMD</a> announced its acquisition of Xilinx, which was completed on February 14, 2022, through an all-stock transaction valued at approximately $60 billion.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span class="cite-bracket">&#91;</span>9<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span class="cite-bracket">&#91;</span>10<span class="cite-bracket">&#93;</span></a></sup> Xilinx remained a wholly owned <a href="/wiki/Subsidiary" title="Subsidiary">subsidiary</a> of AMD until the <a href="/wiki/Brand" title="Brand">brand</a> was phased out in June 2023, with Xilinx's product lines now branded under AMD.<sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span class="cite-bracket">&#91;</span>11<span class="cite-bracket">&#93;</span></a></sup> </p> <meta property="mw:PageProp/toc" /> <div class="mw-heading mw-heading2"><h2 id="Company_overview">Company overview</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=1" title="Edit section: Company overview"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <p>Xilinx was founded in <a href="/wiki/Silicon_Valley" title="Silicon Valley">Silicon Valley</a> in 1984 and is headquartered in <a href="/wiki/San_Jose,_California" title="San Jose, California">San Jose</a>, United States. The company also has offices in <a href="/wiki/Longmont" class="mw-redirect" title="Longmont">Longmont</a>, United States; <a href="/wiki/Dublin" title="Dublin">Dublin</a>, Ireland; <a href="/wiki/Singapore" title="Singapore">Singapore</a>; <a href="/wiki/Hyderabad" title="Hyderabad">Hyderabad</a>, India; <a href="/wiki/Beijing" title="Beijing">Beijing</a>, China; <a href="/wiki/Shanghai" title="Shanghai">Shanghai</a>, China; <a href="/wiki/Brisbane" title="Brisbane">Brisbane</a>, Australia, <a href="/wiki/Tokyo" title="Tokyo">Tokyo</a>, Japan and <a href="/wiki/Yerevan" title="Yerevan">Yerevan</a>, Armenia.<sup id="cite_ref-four_12-0" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-13" class="reference"><a href="#cite_note-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup> </p><p>According to Bill Carter, former <a href="/wiki/Chief_technology_officer" title="Chief technology officer">CTO</a> and current<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (February 2023)">when?</span></a></i>&#93;</sup> fellow at Xilinx, the choice of the name Xilinx refers to the <a href="/wiki/Chemical_symbol" title="Chemical symbol">chemical symbol</a> for <a href="/wiki/Silicon" title="Silicon">silicon</a> Si.<sup id="cite_ref-:6_14-0" class="reference"><a href="#cite_note-:6-14"><span class="cite-bracket">&#91;</span>14<span class="cite-bracket">&#93;</span></a></sup><sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="Please clarify the preceding statement or statements with a good explanation from a reliable source. (December 2021)">how?</span></a></i>&#93;</sup><sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="The material near this tag failed verification of its source citation(s). (February 2023)">failed verification</span></a></i>&#93;</sup> The "linx" represents programmable links that connect programmable logic blocks together. The 'X's at each end represent the programmable logic blocks.<sup id="cite_ref-three_15-0" class="reference"><a href="#cite_note-three-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup><sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="the only citation here is a permanent dead link (February 2023)">citation needed</span></a></i>&#93;</sup> </p><p>Xilinx sold a broad range of <a href="/wiki/Field_programmable_gate_array" class="mw-redirect" title="Field programmable gate array">field programmable gate arrays</a> (FPGAs), and <a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">complex programmable logic devices</a> (CPLDs), design tools, <a href="/wiki/Intellectual_property" title="Intellectual property">intellectual property</a>, and reference designs.<sup id="cite_ref-two_16-0" class="reference"><a href="#cite_note-two-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> Xilinx customers represent just over half of the entire programmable logic market, at 51%.<sup id="cite_ref-two_16-1" class="reference"><a href="#cite_note-two-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-six_5-1" class="reference"><a href="#cite_note-six-5"><span class="cite-bracket">&#91;</span>5<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-twentythree_17-0" class="reference"><a href="#cite_note-twentythree-17"><span class="cite-bracket">&#91;</span>17<span class="cite-bracket">&#93;</span></a></sup> <a href="/wiki/Altera" title="Altera">Altera</a> (now subsidiary of <a href="/wiki/Intel" title="Intel">Intel</a>) is Xilinx's strongest competitor with 34% of the market. Other key players in this market are <a href="/wiki/Actel" title="Actel">Actel</a> (now subsidiary of <a href="/wiki/Microchip_Technology" title="Microchip Technology">Microsemi</a>) and <a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice Semiconductor</a>.<sup id="cite_ref-eleven_6-1" class="reference"><a href="#cite_note-eleven-6"><span class="cite-bracket">&#91;</span>6<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading2"><h2 id="History">History</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=2" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <div class="mw-heading mw-heading3"><h3 id="Early_history">Early history</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=3" title="Edit section: Early history"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <p><a href="/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a>, <a href="/wiki/Bernard_Vonderschmitt" class="mw-redirect" title="Bernard Vonderschmitt">Bernard Vonderschmitt</a>, and <a href="/wiki/James_V_Barnett_II" class="mw-redirect" title="James V Barnett II">James V Barnett II</a>—all former employees of <a href="/wiki/Zilog" title="Zilog">Zilog</a>, an <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> and solid-state device manufacturer—co-founded Xilinx in 1984 with headquarters in <a href="/wiki/San_Jose,_California" title="San Jose, California">San Jose</a>, USA.<sup id="cite_ref-four_12-1" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-three_15-1" class="reference"><a href="#cite_note-three-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup> </p><p>While working for Zilog, Freeman wanted to create chips that acted like a blank tape, allowing users to program the technology themselves.<sup id="cite_ref-three_15-2" class="reference"><a href="#cite_note-three-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup> "The concept required lots of <a href="/wiki/Transistors" class="mw-redirect" title="Transistors">transistors</a> and, at that time, transistors were considered extremely precious—people thought that Ross's idea was pretty far out", said Xilinx Fellow Bill Carter, hired in 1984 to design ICs as Xilinx's eighth employee.<sup id="cite_ref-three_15-3" class="reference"><a href="#cite_note-three-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup> </p><p>It was at the time more profitable to manufacture generic circuits in massive volumes<sup id="cite_ref-four_12-2" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> than specialized circuits for specific markets.<sup id="cite_ref-four_12-3" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGAs</a> promised to make specialized circuits profitable. </p><p>Freeman could not convince Zilog to invest in FPGAs to chase a market then estimated at $100 million,<sup id="cite_ref-four_12-4" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> so he and Barnett left to team up with Vonderschmitt, a former colleague. Together, they raised $4.5 million in <a href="/wiki/Venture_capital" title="Venture capital">venture</a> <a href="/wiki/Funding" title="Funding">funding</a> to design the first commercially viable FPGA.<sup id="cite_ref-four_12-5" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> They incorporated the company in 1984 and began selling its first product by 1985.<sup id="cite_ref-four_12-6" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> </p><p>By late 1987, the company had raised more than $18 million in <a href="/wiki/Venture_capital" title="Venture capital">venture capital</a> (equivalent to $48.27 million in 2023) and was making nearly $14 million a year.<sup id="cite_ref-four_12-7" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-twelve_18-0" class="reference"><a href="#cite_note-twelve-18"><span class="cite-bracket">&#91;</span>18<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Expansion">Expansion</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=4" title="Edit section: Expansion"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <p>From 1988 to 1990, the company's <a href="/wiki/Revenue" title="Revenue">revenue</a> grew each year, from $30 million to $100 million.<sup id="cite_ref-four_12-8" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> During this time, Monolithic Memories Inc. (MMI), the company which had been providing funding to Xilinx, was purchased by <a href="/wiki/AMD" title="AMD">AMD</a>.<sup id="cite_ref-four_12-9" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> As a result, Xilinx dissolved the deal with MMI and went public on the Nasdaq in 1989.<sup id="cite_ref-four_12-10" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> The company also moved to a 144,000-square-foot (13,400&#160;m<sup>2</sup>) plant in San Jose, California, to handle increasingly large orders from <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a>, <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a>, <a href="/wiki/IBM" title="IBM">IBM</a> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>.<sup id="cite_ref-four_12-11" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> </p><p>Other FPGA makers emerged in the mid-1990s.<sup id="cite_ref-four_12-12" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> By 1995, the company reached $550 million in revenue.<sup id="cite_ref-four_12-13" class="reference"><a href="#cite_note-four-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> Over the years, Xilinx expanded operations to <a href="/wiki/India" title="India">India</a>, <a href="/wiki/Asia" title="Asia">Asia</a> and <a href="/wiki/Europe" title="Europe">Europe</a>.<sup id="cite_ref-five_19-0" class="reference"><a href="#cite_note-five-19"><span class="cite-bracket">&#91;</span>19<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-eight_20-0" class="reference"><a href="#cite_note-eight-20"><span class="cite-bracket">&#91;</span>20<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-nine_21-0" class="reference"><a href="#cite_note-nine-21"><span class="cite-bracket">&#91;</span>21<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-ten_22-0" class="reference"><a href="#cite_note-ten-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx's sales rose to $2.53 billion by the end of its fiscal year 2018.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23"><span class="cite-bracket">&#91;</span>23<span class="cite-bracket">&#93;</span></a></sup> Moshe Gavrielov – an <a href="/wiki/Electronic_design_automation" title="Electronic design automation">EDA</a> and <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> industry veteran who was appointed president and CEO in early 2008 – introduced targeted design platforms that combine FPGAs with <a href="/wiki/Software" title="Software">software</a>, IP cores, boards and kits to address focused target applications.<sup id="cite_ref-embedded_24-0" class="reference"><a href="#cite_note-embedded-24"><span class="cite-bracket">&#91;</span>24<span class="cite-bracket">&#93;</span></a></sup> These platforms provide an alternative to costly application-specific integrated circuits (<a href="/wiki/ASICs" class="mw-redirect" title="ASICs">ASICs</a>) and application-specific standard products (ASSPs).<sup id="cite_ref-twentyeight_25-0" class="reference"><a href="#cite_note-twentyeight-25"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-twentynine_26-0" class="reference"><a href="#cite_note-twentynine-26"><span class="cite-bracket">&#91;</span>26<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-:0_27-0" class="reference"><a href="#cite_note-:0-27"><span class="cite-bracket">&#91;</span>27<span class="cite-bracket">&#93;</span></a></sup> </p><p>On January 4, 2018, Victor Peng, the company's COO, replaced Gavrielov as CEO.<sup id="cite_ref-XilinxPressRelease08Jan2018_28-0" class="reference"><a href="#cite_note-XilinxPressRelease08Jan2018-28"><span class="cite-bracket">&#91;</span>28<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Recent_history">Recent history</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=5" title="Edit section: Recent history"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure typeof="mw:File/Thumb"><a href="/wiki/File:Xilinx_logo.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Xilinx_logo.svg/200px-Xilinx_logo.svg.png" decoding="async" width="200" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Xilinx_logo.svg/300px-Xilinx_logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Xilinx_logo.svg/400px-Xilinx_logo.svg.png 2x" data-file-width="173" data-file-height="35" /></a><figcaption>Logo of Xilinx until AMD acquisition</figcaption></figure> <p>In 2011, the company introduced the <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex-7</a> 2000T, the first product based on 2.5D stacked silicon (based on <a href="/wiki/Interposer" title="Interposer">silicon interposer</a> technology) to deliver larger FPGAs than could be built using standard monolithic silicon.<sup id="cite_ref-:6_14-1" class="reference"><a href="#cite_note-:6-14"><span class="cite-bracket">&#91;</span>14<span class="cite-bracket">&#93;</span></a></sup> Xilinx then adapted the technology to combine formerly separate components in a single chip, first combining an FPGA with <a href="/wiki/Transceiver" title="Transceiver">transceivers</a> based on heterogeneous process technology to boost bandwidth capacity while using less power.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup> </p><p>According to former Xilinx <a href="/wiki/Chief_executive_officer" title="Chief executive officer">CEO</a> Moshe Gavrielov, the addition of a heterogeneous communications device, combined with the introduction of new <a href="/wiki/Software" title="Software">software</a> tools and the Zynq-7000 line of 28nm <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a> devices that combine an <a href="/wiki/ARM_core" class="mw-redirect" title="ARM core">ARM core</a> with an <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a>, are part of shifting its position from a programmable logic device supplier to one delivering “all things programmable”.<sup id="cite_ref-ElectronicProductNews15May2012_30-0" class="reference"><a href="#cite_note-ElectronicProductNews15May2012-30"><span class="cite-bracket">&#91;</span>30<span class="cite-bracket">&#93;</span></a></sup> </p><p>In addition to Zynq-7000, Xilinx product lines include the <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a>, Kintex and Artix series, each including configurations and models optimized for different applications.<sup id="cite_ref-thirtythree_31-0" class="reference"><a href="#cite_note-thirtythree-31"><span class="cite-bracket">&#91;</span>31<span class="cite-bracket">&#93;</span></a></sup> In April 2012, the company introduced the <a href="/wiki/Xilinx_Vivado" class="mw-redirect" title="Xilinx Vivado">Vivado Design Suite</a> - a next-generation <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a>-strength design environment for advanced electronic system designs.<sup id="cite_ref-EETimes25Apr2012_32-0" class="reference"><a href="#cite_note-EETimes25Apr2012-32"><span class="cite-bracket">&#91;</span>32<span class="cite-bracket">&#93;</span></a></sup> In May, 2014, the company shipped the first of the next generation FPGAs: the 20<a href="/wiki/Nanometre" title="Nanometre">nm</a> UltraScale.<sup id="cite_ref-XCellDaily_33-0" class="reference"><a href="#cite_note-XCellDaily-33"><span class="cite-bracket">&#91;</span>33<span class="cite-bracket">&#93;</span></a></sup> </p><p>In September 2017, <a href="/wiki/Amazon_(company)" title="Amazon (company)">Amazon</a> and Xilinx started a campaign for FPGA adoption. This campaign enables <a href="/wiki/Amazon_Web_Services" title="Amazon Web Services">AWS</a> Marketplace's <a href="/wiki/Amazon_Machine_Image" title="Amazon Machine Image">Amazon Machine Images</a> (AMIs) with associated Amazon FPGA Instances created by partners. The two companies released software development tools to simplify the creation of FPGA technology. The tools create and manage the machine images created and sold by partners.<sup id="cite_ref-FBS13Dec2016_34-0" class="reference"><a href="#cite_note-FBS13Dec2016-34"><span class="cite-bracket">&#91;</span>34<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-FBS27Sep2017_35-0" class="reference"><a href="#cite_note-FBS27Sep2017-35"><span class="cite-bracket">&#91;</span>35<span class="cite-bracket">&#93;</span></a></sup> </p><p>In July 2018, Xilinx acquired DeepPhi Technology, a <a href="/wiki/China" title="China">Chinese</a> <a href="/wiki/Machine_learning" title="Machine learning">machine learning</a> <a href="/wiki/Startup_company" title="Startup company">startup</a> founded in 2016.<sup id="cite_ref-:4_36-0" class="reference"><a href="#cite_note-:4-36"><span class="cite-bracket">&#91;</span>36<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span class="cite-bracket">&#91;</span>37<span class="cite-bracket">&#93;</span></a></sup> In October 2018, the Xilinx Virtex UltraScale+ FPGAs and NGCodec's H.265 video encoder were used in a cloud-based video coding service using the <a href="/wiki/High_Efficiency_Video_Coding" title="High Efficiency Video Coding">High Efficiency Video Coding</a> (HEVC).<sup id="cite_ref-38" class="reference"><a href="#cite_note-38"><span class="cite-bracket">&#91;</span>38<span class="cite-bracket">&#93;</span></a></sup> The combination enables video streaming with the same visual quality as that using GPUs, but at 35%-45% lower bitrate.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39"><span class="cite-bracket">&#91;</span>39<span class="cite-bracket">&#93;</span></a></sup> </p><p>In November 2018, the company's Zynq UltraScale+ family of multiprocessor system-on-chips was certified to <a href="/wiki/Safety_integrity_level" title="Safety integrity level">safety integrity level</a> (SIL) 3 HFT1 of the <a href="/wiki/IEC_61508" title="IEC 61508">IEC 61508</a> specification.<sup id="cite_ref-:2_40-0" class="reference"><a href="#cite_note-:2-40"><span class="cite-bracket">&#91;</span>40<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-41" class="reference"><a href="#cite_note-41"><span class="cite-bracket">&#91;</span>41<span class="cite-bracket">&#93;</span></a></sup> With this certification, developers are able to use the <a href="/wiki/Multi-processor_system-on-chip" class="mw-redirect" title="Multi-processor system-on-chip">MPSoC</a> platform in <a href="/wiki/Artificial_intelligence" title="Artificial intelligence">AI</a>-based safety applications of up to SIL 3, in industrial 4.0 platforms of automotive, aerospace, and AI systems.<sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span class="cite-bracket">&#91;</span>42<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span class="cite-bracket">&#91;</span>43<span class="cite-bracket">&#93;</span></a></sup> In January 2019, ZF Friedrichshafen AG (ZF) worked with Xilinx's Zynq to power its ProAI automotive control unit, which is used to enable automated driving applications.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44"><span class="cite-bracket">&#91;</span>44<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-45" class="reference"><a href="#cite_note-45"><span class="cite-bracket">&#91;</span>45<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-46" class="reference"><a href="#cite_note-46"><span class="cite-bracket">&#91;</span>46<span class="cite-bracket">&#93;</span></a></sup> Xilinx's platform overlooks the aggregation, pre-processing, and distribution of real-time data, and accelerates the AI processing of the unit.<sup id="cite_ref-:2_40-1" class="reference"><a href="#cite_note-:2-40"><span class="cite-bracket">&#91;</span>40<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-47" class="reference"><a href="#cite_note-47"><span class="cite-bracket">&#91;</span>47<span class="cite-bracket">&#93;</span></a></sup> </p><p>In November 2018, Xilinx migrated its defense-grade XQ UltraScale+ products to TSMC's 16nm <a href="/wiki/FinFET" class="mw-redirect" title="FinFET">FinFET</a> process.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48"><span class="cite-bracket">&#91;</span>48<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-49" class="reference"><a href="#cite_note-49"><span class="cite-bracket">&#91;</span>49<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-50" class="reference"><a href="#cite_note-50"><span class="cite-bracket">&#91;</span>50<span class="cite-bracket">&#93;</span></a></sup> The products included the industry's first defense-grade heterogeneous <a href="/wiki/Multi-processor" class="mw-redirect" title="Multi-processor">multi-processor</a> SoC devices and encompassed the XQ Zynq UltraScale+ <a href="/wiki/MPSoC" class="mw-redirect" title="MPSoC">MPSoCs</a> and RFSoCs as well as XQ UltraScale+ Kintex and Virtex FPGAs.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51"><span class="cite-bracket">&#91;</span>51<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-52" class="reference"><a href="#cite_note-52"><span class="cite-bracket">&#91;</span>52<span class="cite-bracket">&#93;</span></a></sup> That same month the company expanded its Alveo data center accelerator cards portfolio with the Alveo U280.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span class="cite-bracket">&#91;</span>53<span class="cite-bracket">&#93;</span></a></sup> The initial Alveo line included the U200 and U250, which featured 16 nm UltraScale+ Virtex FPGAs and <a href="/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4 SDRAM</a>.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54"><span class="cite-bracket">&#91;</span>54<span class="cite-bracket">&#93;</span></a></sup> Those two cards were launched in October 2018 at the Xilinx Developer Forum.<sup id="cite_ref-:3_55-0" class="reference"><a href="#cite_note-:3-55"><span class="cite-bracket">&#91;</span>55<span class="cite-bracket">&#93;</span></a></sup> At the Forum, Victor Peng, CEO of semiconductor design at Xilinx, and AMD CTO <a href="/wiki/Mark_Papermaster" title="Mark Papermaster">Mark Papermaster</a>, used eight Alveo U250 cards and two <a href="/wiki/Epyc" title="Epyc">AMD Epyc</a> 7551 server CPUs to set a new world record for inference throughput at 30,000 images per second.<sup id="cite_ref-:3_55-1" class="reference"><a href="#cite_note-:3-55"><span class="cite-bracket">&#91;</span>55<span class="cite-bracket">&#93;</span></a></sup> </p><p>Also in November 2018, Xilinx announced that <a href="/wiki/Dell_EMC" title="Dell EMC">Dell EMC</a> was the first server vendor to qualify its Alveo U200 accelerator card, used to accelerate key HPC and other workloads with select Dell EMC PowerEdge servers.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56"><span class="cite-bracket">&#91;</span>56<span class="cite-bracket">&#93;</span></a></sup> The U280 included support for <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">high-bandwidth memory</a> (HBM2) and high-performance server interconnect.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57"><span class="cite-bracket">&#91;</span>57<span class="cite-bracket">&#93;</span></a></sup> In August 2019, Xilinx launched the Alveo U50, a low-profile adaptable accelerator with PCIe Gen4 support.<sup id="cite_ref-58" class="reference"><a href="#cite_note-58"><span class="cite-bracket">&#91;</span>58<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-59" class="reference"><a href="#cite_note-59"><span class="cite-bracket">&#91;</span>59<span class="cite-bracket">&#93;</span></a></sup> The U55C accelerator card was launched in November 2021, designed for <a href="/wiki/HPCC" title="HPCC">HPCC</a> and big data workloads by incorporating the <a href="/wiki/RDMA_over_Converged_Ethernet" title="RDMA over Converged Ethernet">RoCE v2</a>-based clustering solution, allowing for FPGA-based HPCC clustering to be integrated into existing data center infrastructures.<sup id="cite_ref-U55C_60-0" class="reference"><a href="#cite_note-U55C-60"><span class="cite-bracket">&#91;</span>60<span class="cite-bracket">&#93;</span></a></sup> </p><p>In January 2019 <a href="/wiki/K%26L_Gates" title="K&amp;L Gates">K&amp;L Gates</a>, a law firm representing Xilinx sent a <a href="/wiki/DMCA" class="mw-redirect" title="DMCA">DMCA</a> <a href="/wiki/Cease_and_desist" title="Cease and desist">cease and desist</a> letter to an <a href="/wiki/Electrical_engineering" title="Electrical engineering">EE</a> <a href="/wiki/YouTube" title="YouTube">YouTuber</a> claiming <a href="/wiki/Trademark_infringement" title="Trademark infringement">trademark infringement</a> for featuring the Xilinx logo next to <a href="/wiki/Altera" title="Altera">Altera</a>'s in an educational video.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61"><span class="cite-bracket">&#91;</span>61<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-62" class="reference"><a href="#cite_note-62"><span class="cite-bracket">&#91;</span>62<span class="cite-bracket">&#93;</span></a></sup> Xilinx refused to reply until a video outlining the legal threat was published, after which they sent an apology e-mail.<sup id="cite_ref-63" class="reference"><a href="#cite_note-63"><span class="cite-bracket">&#91;</span>63<span class="cite-bracket">&#93;</span></a></sup> </p><p>In January 2019, <a href="/wiki/Baidu" title="Baidu">Baidu</a> announced that its new <a href="/wiki/Edge_computing" title="Edge computing">edge</a> acceleration computing product, EdgeBoard, was powered by Xilinx.<sup id="cite_ref-64" class="reference"><a href="#cite_note-64"><span class="cite-bracket">&#91;</span>64<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-65" class="reference"><a href="#cite_note-65"><span class="cite-bracket">&#91;</span>65<span class="cite-bracket">&#93;</span></a></sup> Edgeboard is a part of the Baidu Brain AI Hardware Platform Initiative, which encompasses Baidu's open computing services, and hardware and software products for its edge <a href="/wiki/Artificial_intelligence" title="Artificial intelligence">AI</a> applications.<sup id="cite_ref-66" class="reference"><a href="#cite_note-66"><span class="cite-bracket">&#91;</span>66<span class="cite-bracket">&#93;</span></a></sup> Edgeboard is based on the Xilinx Zynq UltraScale+ MPSoC, which uses real-time processors together with programmable logic.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67"><span class="cite-bracket">&#91;</span>67<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-68" class="reference"><a href="#cite_note-68"><span class="cite-bracket">&#91;</span>68<span class="cite-bracket">&#93;</span></a></sup> The Xilinx-based Edgeboard can be used to develop products like smart-video security surveillance solutions, advanced-driver-assistance systems, and next-generation robots.<sup id="cite_ref-69" class="reference"><a href="#cite_note-69"><span class="cite-bracket">&#91;</span>69<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-70" class="reference"><a href="#cite_note-70"><span class="cite-bracket">&#91;</span>70<span class="cite-bracket">&#93;</span></a></sup> </p><p>In February 2019, the company announced two new generations of its Zynq UltraScale+ RF system on chip (RFSoC) portfolio.<sup id="cite_ref-71" class="reference"><a href="#cite_note-71"><span class="cite-bracket">&#91;</span>71<span class="cite-bracket">&#93;</span></a></sup> The device covers the entire sub-6&#160;GHz spectrum, which is necessary for <a href="/wiki/5G" title="5G">5G</a>, and the updates included: an extended millimeter wave interface, up to 20% power reduction in the RF data converter subsystem compared to the base portfolio, and support of <a href="/wiki/5G_NR" title="5G NR">5G New Radio</a>.<sup id="cite_ref-72" class="reference"><a href="#cite_note-72"><span class="cite-bracket">&#91;</span>72<span class="cite-bracket">&#93;</span></a></sup> The second generation release covered up to 5 GHz, while the third went up to 6 GHz.<sup id="cite_ref-73" class="reference"><a href="#cite_note-73"><span class="cite-bracket">&#91;</span>73<span class="cite-bracket">&#93;</span></a></sup> As of February, the portfolio was the only adaptable radio platform single chip that had been designed to address the industry's 5G network needs.<sup id="cite_ref-74" class="reference"><a href="#cite_note-74"><span class="cite-bracket">&#91;</span>74<span class="cite-bracket">&#93;</span></a></sup> The second announcement revealed that Xilinx and <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> performed the world's first <a href="/wiki/5G_NR" title="5G NR">5G New Radio</a> (NR) commercial deployment in <a href="/wiki/South_Korea" title="South Korea">South Korea</a>.<sup id="cite_ref-:0a_75-0" class="reference"><a href="#cite_note-:0a-75"><span class="cite-bracket">&#91;</span>75<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-:1_76-0" class="reference"><a href="#cite_note-:1-76"><span class="cite-bracket">&#91;</span>76<span class="cite-bracket">&#93;</span></a></sup> The two companies developed and deployed 5G massive multiple-input, multiple-output (m-MIMO) and millimeter wave (mmWave) products using Xilinx's UltraScale+ platform.<sup id="cite_ref-:0a_75-1" class="reference"><a href="#cite_note-:0a-75"><span class="cite-bracket">&#91;</span>75<span class="cite-bracket">&#93;</span></a></sup> The capabilities are essential for 5G commercialization.<sup id="cite_ref-:1_76-1" class="reference"><a href="#cite_note-:1-76"><span class="cite-bracket">&#91;</span>76<span class="cite-bracket">&#93;</span></a></sup> The companies also announced collaboration on Xilinx's Versal adaptable compute acceleration platform (ACAP) products that will deliver 5G services.<sup id="cite_ref-77" class="reference"><a href="#cite_note-77"><span class="cite-bracket">&#91;</span>77<span class="cite-bracket">&#93;</span></a></sup> In February 2019, Xilinx introduced an HDMI 2.1 IP subsystem core, which enabled the company's devices to transmit, receive, and process up to <a href="/wiki/8K_resolution" title="8K resolution">8K</a> (7680 x 4320 pixels) UHD video in media players, cameras, monitors, LED walls, projectors, and <a href="/wiki/Kernel_(operating_system)" title="Kernel (operating system)">kernel</a>-based <a href="/wiki/Virtual_machine" title="Virtual machine">virtual machines</a>.<sup id="cite_ref-78" class="reference"><a href="#cite_note-78"><span class="cite-bracket">&#91;</span>78<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-79" class="reference"><a href="#cite_note-79"><span class="cite-bracket">&#91;</span>79<span class="cite-bracket">&#93;</span></a></sup> </p><p>In April 2019, Xilinx entered into a definitive agreement to acquire Solarflare Communications, Inc.<sup id="cite_ref-electronics360.globalspec.com_80-0" class="reference"><a href="#cite_note-electronics360.globalspec.com-80"><span class="cite-bracket">&#91;</span>80<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Xilinx_to_Acquire_Solarflare_81-0" class="reference"><a href="#cite_note-Xilinx_to_Acquire_Solarflare-81"><span class="cite-bracket">&#91;</span>81<span class="cite-bracket">&#93;</span></a></sup> Xilinx became a strategic investor in Solarflare in 2017.<sup id="cite_ref-Xilinx_to_Acquire_Solarflare_81-1" class="reference"><a href="#cite_note-Xilinx_to_Acquire_Solarflare-81"><span class="cite-bracket">&#91;</span>81<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-82" class="reference"><a href="#cite_note-82"><span class="cite-bracket">&#91;</span>82<span class="cite-bracket">&#93;</span></a></sup> The companies have been collaborating since then on advanced networking technology, and in March 2019 demonstrated their first joint solution: a single-chip FPGA-based 100G <a href="/wiki/Network_interface_controller" title="Network interface controller">NIC</a>. The acquisition enables Xilinx to combine its FPGA, MPSoC and ACAP solutions<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Use_plain_English#Buzzwords" title="Wikipedia:Use plain English"><span title="The material near this tag may use buzzwords designed solely to impress you or obscure meaning. (July 2019)">buzzword</span></a></i>&#93;</sup> with Solarflare's NIC technology.<sup id="cite_ref-83" class="reference"><a href="#cite_note-83"><span class="cite-bracket">&#91;</span>83<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-electronics360.globalspec.com_80-1" class="reference"><a href="#cite_note-electronics360.globalspec.com-80"><span class="cite-bracket">&#91;</span>80<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-84" class="reference"><a href="#cite_note-84"><span class="cite-bracket">&#91;</span>84<span class="cite-bracket">&#93;</span></a></sup> In August 2019, Xilinx announced that the company would be adding the world's largest FPGA - the Virtex Ultrascale+ VU19P, to the 16nm Virtex Ultrascale+ family. The VU19P contains 35 billion transistors.<sup id="cite_ref-85" class="reference"><a href="#cite_note-85"><span class="cite-bracket">&#91;</span>85<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-86" class="reference"><a href="#cite_note-86"><span class="cite-bracket">&#91;</span>86<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-87" class="reference"><a href="#cite_note-87"><span class="cite-bracket">&#91;</span>87<span class="cite-bracket">&#93;</span></a></sup> </p><p>In June 2019, Xilinx announced that it was shipping its first Versal chips.<sup id="cite_ref-88" class="reference"><a href="#cite_note-88"><span class="cite-bracket">&#91;</span>88<span class="cite-bracket">&#93;</span></a></sup> Using ACAP, the chips’ hardware and software can be programmed to run almost any kind of AI software.<sup id="cite_ref-89" class="reference"><a href="#cite_note-89"><span class="cite-bracket">&#91;</span>89<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-90" class="reference"><a href="#cite_note-90"><span class="cite-bracket">&#91;</span>90<span class="cite-bracket">&#93;</span></a></sup> On October 1, 2019, Xilinx announced the launch of Vitis, a unified <a href="/wiki/Free_and_open-source_software" title="Free and open-source software">free and open source software</a> platform that helps developers take advantage of hardware adaptability.<sup id="cite_ref-91" class="reference"><a href="#cite_note-91"><span class="cite-bracket">&#91;</span>91<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-92" class="reference"><a href="#cite_note-92"><span class="cite-bracket">&#91;</span>92<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-93" class="reference"><a href="#cite_note-93"><span class="cite-bracket">&#91;</span>93<span class="cite-bracket">&#93;</span></a></sup> </p><p>In 2019, Xilinx exceeded $3 billion in annual revenues for the first time, announcing revenues of $3.06 billion, up 24% from the prior fiscal year.<sup id="cite_ref-94" class="reference"><a href="#cite_note-94"><span class="cite-bracket">&#91;</span>94<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-95" class="reference"><a href="#cite_note-95"><span class="cite-bracket">&#91;</span>95<span class="cite-bracket">&#93;</span></a></sup> Revenues were $828 million for the fourth quarter of the fiscal year 2019, up 4% from the prior quarter and up 30% year over year.<sup id="cite_ref-96" class="reference"><a href="#cite_note-96"><span class="cite-bracket">&#91;</span>96<span class="cite-bracket">&#93;</span></a></sup> Xilinx's communications sector represented 41% of the revenue; the industrial, aerospace and defense sectors represented 27%; the data center and test, measurement &amp; emulation (TME) sectors accounted for 18%; and the automotive, broadcast and consumer markets contributed 14%.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97"><span class="cite-bracket">&#91;</span>97<span class="cite-bracket">&#93;</span></a></sup> </p><p>In August 2020, <a href="/wiki/Subaru" title="Subaru">Subaru</a> announced the use of one of Xilinx's chips as processing power for camera images in its <a href="/wiki/Advanced_driver-assistance_systems" class="mw-redirect" title="Advanced driver-assistance systems">driver-assistance system</a>.<sup id="cite_ref-98" class="reference"><a href="#cite_note-98"><span class="cite-bracket">&#91;</span>98<span class="cite-bracket">&#93;</span></a></sup> In September 2020, Xilinx announced its new <a href="/wiki/Chipset" title="Chipset">chipset</a>, the T1 Telco Accelerator card, that can be used for units running on an open RAN 5G network.<sup id="cite_ref-99" class="reference"><a href="#cite_note-99"><span class="cite-bracket">&#91;</span>99<span class="cite-bracket">&#93;</span></a></sup> </p><p>On October 27, 2020, <a href="/wiki/AMD" title="AMD">AMD</a> reached an agreement to acquire Xilinx in a <a href="/wiki/Stock_swap" title="Stock swap">stock-swap</a> deal, valuing the company at $35 billion. The deal was expected to close by the end of 2021.<sup id="cite_ref-100" class="reference"><a href="#cite_note-100"><span class="cite-bracket">&#91;</span>100<span class="cite-bracket">&#93;</span></a></sup> Their stockholders approved the acquisition on April 7, 2021.<sup id="cite_ref-101" class="reference"><a href="#cite_note-101"><span class="cite-bracket">&#91;</span>101<span class="cite-bracket">&#93;</span></a></sup> The deal was completed on February 14, 2022.<sup id="cite_ref-102" class="reference"><a href="#cite_note-102"><span class="cite-bracket">&#91;</span>102<span class="cite-bracket">&#93;</span></a></sup> Since the acquisition was completed, all Xilinx products are co-branded as <i>AMD Xilinx</i>; started in June 2023, all Xilinx's products are now being consolidated under AMD's branding. </p><p>In December 2020, Xilinx announced they were acquiring the assets of Falcon Computing Systems to enhance the <a href="/wiki/Free_and_open-source_software" title="Free and open-source software">free and open source</a> Vitis platform, a design software for adaptable processing engines to enable highly optimized domain specific accelerators.<sup id="cite_ref-103" class="reference"><a href="#cite_note-103"><span class="cite-bracket">&#91;</span>103<span class="cite-bracket">&#93;</span></a></sup> </p><p>In April 2021, Xilinx announced a collaboration with <a href="/wiki/Mavenir" title="Mavenir">Mavenir</a> to boost cell phone tower capacity for open <a href="/wiki/5G" title="5G">5G</a> networks.<sup id="cite_ref-104" class="reference"><a href="#cite_note-104"><span class="cite-bracket">&#91;</span>104<span class="cite-bracket">&#93;</span></a></sup> That same month, the company unveiled the Kria portfolio, a line of small form factor <a href="/wiki/System_on_module" title="System on module">system-on-modules</a> (SOMs) that come with a pre-built software stack to simplify development.<sup id="cite_ref-105" class="reference"><a href="#cite_note-105"><span class="cite-bracket">&#91;</span>105<span class="cite-bracket">&#93;</span></a></sup> In June, Xilinx announced it was acquiring German software developer Silexica, for an undisclosed amount.<sup id="cite_ref-106" class="reference"><a href="#cite_note-106"><span class="cite-bracket">&#91;</span>106<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading2"><h2 id="Technology">Technology</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=6" title="Edit section: Technology"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Xilinx_Spartan-3E_(XC3S500E).jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/4/4e/Xilinx_Spartan-3E_%28XC3S500E%29.jpg/220px-Xilinx_Spartan-3E_%28XC3S500E%29.jpg" decoding="async" width="220" height="220" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/4e/Xilinx_Spartan-3E_%28XC3S500E%29.jpg/330px-Xilinx_Spartan-3E_%28XC3S500E%29.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/4e/Xilinx_Spartan-3E_%28XC3S500E%29.jpg/440px-Xilinx_Spartan-3E_%28XC3S500E%29.jpg 2x" data-file-width="600" data-file-height="600" /></a><figcaption>The Spartan-3 platform was the industry's first 90nm FPGA, delivering more functionality and bandwidth per dollar than was previously possible.</figcaption></figure> <style data-mw-deduplicate="TemplateStyles:r1251242444">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}@media print{body.ns-0 .mw-parser-output .ambox{display:none!important}}</style><style data-mw-deduplicate="TemplateStyles:r1248332772">.mw-parser-output .multiple-issues-text{width:95%;margin:0.2em 0}.mw-parser-output .multiple-issues-text>.mw-collapsible-content{margin-top:0.3em}.mw-parser-output .compact-ambox .ambox{border:none;border-collapse:collapse;background-color:transparent;margin:0 0 0 1.6em!important;padding:0!important;width:auto;display:block}body.mediawiki .mw-parser-output .compact-ambox .ambox.mbox-small-left{font-size:100%;width:auto;margin:0}.mw-parser-output .compact-ambox .ambox .mbox-text{padding:0!important;margin:0!important}.mw-parser-output .compact-ambox .ambox .mbox-text-span{display:list-item;line-height:1.5em;list-style-type:disc}body.skin-minerva .mw-parser-output .multiple-issues-text>.mw-collapsible-toggle,.mw-parser-output .compact-ambox .ambox .mbox-image,.mw-parser-output .compact-ambox .ambox .mbox-imageright,.mw-parser-output .compact-ambox .ambox .mbox-empty-cell,.mw-parser-output .compact-ambox .hide-when-compact{display:none}</style><table class="box-Multiple_issues plainlinks metadata ambox ambox-content ambox-multiple_issues compact-ambox" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/40px-Ambox_important.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/60px-Ambox_important.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/80px-Ambox_important.svg.png 2x" data-file-width="40" data-file-height="40" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span"><div class="multiple-issues-text mw-collapsible"><b>This section has multiple issues.</b> Please help <b><a href="/wiki/Special:EditPage/Xilinx" title="Special:EditPage/Xilinx">improve it</a></b> or discuss these issues on the <b><a href="/wiki/Talk:Xilinx" title="Talk:Xilinx">talk page</a></b>. <small><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove these messages</a>)</i></small> <div class="mw-collapsible-content"> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1251242444"><table class="box-Overly_detailed plainlinks metadata ambox ambox-style ambox-overly_detailed" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>may contain an excessive amount of intricate detail that may interest only a particular audience</b>.<span class="hide-when-compact"> Please help by <a href="/wiki/Wikipedia:Content_forking#Article_spinoffs:_.22Summary_style.22_meta-articles_and_summary_sections" class="mw-redirect" title="Wikipedia:Content forking">spinning off</a> or <a href="/wiki/Wikipedia:Handling_trivia#Recommendations_for_handling_trivia" title="Wikipedia:Handling trivia">relocating</a> any relevant information, and removing excessive detail that may be against <a href="/wiki/Wikipedia:What_Wikipedia_is_not" title="Wikipedia:What Wikipedia is not">Wikipedia's inclusion policy</a>.</span> <span class="date-container"><i>(<span class="date">March 2020</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1251242444"><table class="box-Promotional plainlinks metadata ambox ambox-content ambox-Advert" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/40px-Ambox_important.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/60px-Ambox_important.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/80px-Ambox_important.svg.png 2x" data-file-width="40" data-file-height="40" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>contains <a href="/wiki/Wikipedia:What_Wikipedia_is_not#Wikipedia_is_not_a_soapbox_or_means_of_promotion" title="Wikipedia:What Wikipedia is not">promotional content</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Xilinx&amp;action=edit">improve it</a> by removing <a href="/wiki/Wikipedia:Spam" title="Wikipedia:Spam">promotional language</a> and inappropriate <a href="/wiki/Wikipedia:External_links#Advertising_and_conflicts_of_interest" title="Wikipedia:External links">external links</a>, and by adding encyclopedic text written from a <a href="/wiki/Wikipedia:Neutral_point_of_view" title="Wikipedia:Neutral point of view">neutral point of view</a>.</span> <span class="date-container"><i>(<span class="date">June 2020</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table> </div> </div><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table> <p>Xilinx designs and develops programmable logic products, including integrated circuits (ICs), software design tools, predefined system functions delivered as intellectual property (IP) cores, design services, customer training, field engineering and technical support.<sup id="cite_ref-two_16-2" class="reference"><a href="#cite_note-two-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> Xilinx sells both FPGAs and CPLDs for electronic equipment manufacturers in end markets such as <a href="/wiki/Communications" class="mw-redirect" title="Communications">communications</a>, industrial, <a href="/wiki/Consumer" title="Consumer">consumer</a>, <a href="/wiki/Automotive" class="mw-redirect" title="Automotive">automotive</a> and <a href="/wiki/Data_processing" title="Data processing">data processing</a>.<sup id="cite_ref-107" class="reference"><a href="#cite_note-107"><span class="cite-bracket">&#91;</span>107<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-108" class="reference"><a href="#cite_note-108"><span class="cite-bracket">&#91;</span>108<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-109" class="reference"><a href="#cite_note-109"><span class="cite-bracket">&#91;</span>109<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-110" class="reference"><a href="#cite_note-110"><span class="cite-bracket">&#91;</span>110<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-111" class="reference"><a href="#cite_note-111"><span class="cite-bracket">&#91;</span>111<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-112" class="reference"><a href="#cite_note-112"><span class="cite-bracket">&#91;</span>112<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-113" class="reference"><a href="#cite_note-113"><span class="cite-bracket">&#91;</span>113<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx's FPGAs have been used for the <a href="/wiki/A_Large_Ion_Collider_Experiment" class="mw-redirect" title="A Large Ion Collider Experiment">ALICE</a> (A Large Ion Collider Experiment) at the <a href="/wiki/CERN" title="CERN">CERN</a> European laboratory on the <a href="/wiki/France" title="France">French</a>-<a href="/wiki/Switzerland" title="Switzerland">Swiss</a> border to map and disentangle the trajectories of thousands of <a href="/wiki/Subatomic_particles" class="mw-redirect" title="Subatomic particles">subatomic particles</a>.<sup id="cite_ref-114" class="reference"><a href="#cite_note-114"><span class="cite-bracket">&#91;</span>114<span class="cite-bracket">&#93;</span></a></sup> Xilinx has also engaged in a partnership with the <a href="/wiki/United_States_Air_Force" title="United States Air Force">United States Air Force</a> Research Laboratory's Space Vehicles Directorate to develop FPGAs to withstand the damaging effects of <a href="/wiki/Space_radiation" class="mw-redirect" title="Space radiation">radiation in space</a>, which are 1,000 times less sensitive to space radiation than the commercial equivalent, for deployment in new satellites.<sup id="cite_ref-Kleiman_115-0" class="reference"><a href="#cite_note-Kleiman-115"><span class="cite-bracket">&#91;</span>115<span class="cite-bracket">&#93;</span></a></sup> Xilinx FPGAs can run a regular embedded OS (such as <a href="/wiki/Linux" title="Linux">Linux</a> or <a href="/wiki/VxWorks" title="VxWorks">vxWorks</a>) and can implement processor peripherals in programmable logic.<sup id="cite_ref-two_16-3" class="reference"><a href="#cite_note-two-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> The Virtex-II Pro, Virtex-4, Virtex-5, and Virtex-6 FPGA families, which include up to two embedded <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> cores, are targeted to the needs of <a href="/wiki/System-on-chip" class="mw-redirect" title="System-on-chip">system-on-chip</a> (SoC) designers.<sup id="cite_ref-116" class="reference"><a href="#cite_note-116"><span class="cite-bracket">&#91;</span>116<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-eweekly_117-0" class="reference"><a href="#cite_note-eweekly-117"><span class="cite-bracket">&#91;</span>117<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-118" class="reference"><a href="#cite_note-118"><span class="cite-bracket">&#91;</span>118<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx's IP cores include IP for simple functions (<a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> encoders, counters, etc.), for domain specific cores (<a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a>, <a href="/wiki/Fast_Fourier_transform" title="Fast Fourier transform">FFT</a> and <a href="/wiki/Free_ideal_ring" title="Free ideal ring">FIR</a> cores) to complex systems (multi-gigabit networking cores, the MicroBlaze soft microprocessor and the compact Picoblaze <a href="/wiki/Microcontroller" title="Microcontroller">microcontroller</a>).<sup id="cite_ref-two_16-4" class="reference"><a href="#cite_note-two-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup> Xilinx also creates custom cores for a fee.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2019)">citation needed</span></a></i>&#93;</sup> </p><p>The main design toolkit Xilinx provides engineers is the <a href="/wiki/Xilinx_Vivado" class="mw-redirect" title="Xilinx Vivado">Vivado Design Suite</a>, an <a href="/wiki/Integrated_development_environment" title="Integrated development environment">integrated design environment</a> (IDE) with a system-to-IC level tools built on a shared scalable data model and a common debug environment. Vivado includes electronic system level (ESL) design tools for synthesizing and verifying C-based algorithmic IP; standards based packaging of both algorithmic and RTL IP for reuse; standards based IP stitching and systems integration of all types of system building blocks; and the verification of blocks and systems.<sup id="cite_ref-119" class="reference"><a href="#cite_note-119"><span class="cite-bracket">&#91;</span>119<span class="cite-bracket">&#93;</span></a></sup> A free version WebPACK Edition of Vivado provides designers with a limited version of the design environment.<sup id="cite_ref-120" class="reference"><a href="#cite_note-120"><span class="cite-bracket">&#91;</span>120<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx's Embedded Developer's Kit (EDK) supports the embedded <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> 405 and 440 cores (in Virtex-II Pro and some Virtex-4 and -5 chips) and the <a href="/wiki/Microblaze" class="mw-redirect" title="Microblaze">Microblaze</a> core. Xilinx's System Generator for DSP implements DSP designs on Xilinx FPGAs. A freeware version of its EDA software called ISE WebPACK is used with some of its non-high-performance chips. Xilinx is the only (as of 2007) FPGA vendor to distribute a native Linux freeware synthesis toolchain.<sup id="cite_ref-cheung_121-0" class="reference"><a href="#cite_note-cheung-121"><span class="cite-bracket">&#91;</span>121<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx announced the architecture for a new <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a>-based platform for embedded systems designers, that combines the software programmability of an embedded processor with the hardware flexibility of an FPGA.<sup id="cite_ref-EETimesApril27_122-0" class="reference"><a href="#cite_note-EETimesApril27-122"><span class="cite-bracket">&#91;</span>122<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-DesignReuseMay3_123-0" class="reference"><a href="#cite_note-DesignReuseMay3-123"><span class="cite-bracket">&#91;</span>123<span class="cite-bracket">&#93;</span></a></sup> The new architecture abstracts much of the hardware burden away from the <a href="/wiki/Embedded_software" title="Embedded software">embedded software</a> developers' point of view, giving them an unprecedented level of control in the development process.<sup id="cite_ref-EETimesApril28_124-0" class="reference"><a href="#cite_note-EETimesApril28-124"><span class="cite-bracket">&#91;</span>124<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-FPGABlogApril27_125-0" class="reference"><a href="#cite_note-FPGABlogApril27-125"><span class="cite-bracket">&#91;</span>125<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EETimesApril27_122-1" class="reference"><a href="#cite_note-EETimesApril27-122"><span class="cite-bracket">&#91;</span>122<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-DesignReuseMay3_123-1" class="reference"><a href="#cite_note-DesignReuseMay3-123"><span class="cite-bracket">&#91;</span>123<span class="cite-bracket">&#93;</span></a></sup> With this platform, software developers can leverage their existing system code based on ARM technology and utilize vast off-the-shelf open-source and commercially available software component libraries.<sup id="cite_ref-EETimesApril28_124-1" class="reference"><a href="#cite_note-EETimesApril28-124"><span class="cite-bracket">&#91;</span>124<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-FPGABlogApril27_125-1" class="reference"><a href="#cite_note-FPGABlogApril27-125"><span class="cite-bracket">&#91;</span>125<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EETimesApril27_122-2" class="reference"><a href="#cite_note-EETimesApril27-122"><span class="cite-bracket">&#91;</span>122<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-DesignReuseMay3_123-2" class="reference"><a href="#cite_note-DesignReuseMay3-123"><span class="cite-bracket">&#91;</span>123<span class="cite-bracket">&#93;</span></a></sup> Because the system boots an <a href="/wiki/Operating_system" title="Operating system">OS</a> at reset, software development can get under way quickly within familiar development and debug environments using tools such as <a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a>'s RealView development suite and related third-party tools, Eclipse-based IDEs, GNU, the Xilinx Software Development Kit and others.<sup id="cite_ref-EETimesApril28_124-2" class="reference"><a href="#cite_note-EETimesApril28-124"><span class="cite-bracket">&#91;</span>124<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-FPGABlogApril27_125-2" class="reference"><a href="#cite_note-FPGABlogApril27-125"><span class="cite-bracket">&#91;</span>125<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EETimesApril27_122-3" class="reference"><a href="#cite_note-EETimesApril27-122"><span class="cite-bracket">&#91;</span>122<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-DesignReuseMay3_123-3" class="reference"><a href="#cite_note-DesignReuseMay3-123"><span class="cite-bracket">&#91;</span>123<span class="cite-bracket">&#93;</span></a></sup> In early 2011, Xilinx began shipping the Zynq-7000 SoC platform immerses ARM multi-cores, programmable logic fabric, DSP data paths, memories and <a href="/wiki/Input/output" title="Input/output">I/O</a> functions in a dense and configurable mesh of interconnect.<sup id="cite_ref-EETimesMarch1_126-0" class="reference"><a href="#cite_note-EETimesMarch1-126"><span class="cite-bracket">&#91;</span>126<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EmbeddedWorldMarch1_127-0" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-127"><span class="cite-bracket">&#91;</span>127<span class="cite-bracket">&#93;</span></a></sup> The platform targets embedded designers working on market applications that require multi-functionality and real-time responsiveness, such as automotive driver assistance, intelligent video surveillance, industrial automation, aerospace and defense, and next-generation wireless.<sup id="cite_ref-EETimesApril28_124-3" class="reference"><a href="#cite_note-EETimesApril28-124"><span class="cite-bracket">&#91;</span>124<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-FPGABlogApril27_125-3" class="reference"><a href="#cite_note-FPGABlogApril27-125"><span class="cite-bracket">&#91;</span>125<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EETimesApril27_122-4" class="reference"><a href="#cite_note-EETimesApril27-122"><span class="cite-bracket">&#91;</span>122<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-DesignReuseMay3_123-4" class="reference"><a href="#cite_note-DesignReuseMay3-123"><span class="cite-bracket">&#91;</span>123<span class="cite-bracket">&#93;</span></a></sup> </p><p>Following the introduction of its 28nm 7-series FPGAs, Xilinx revealed that several of the highest-density parts in those FPGA product lines will be constructed using multiple dies in one package, employing technology developed for 3D construction and stacked-die assemblies.<sup id="cite_ref-ednEurope_128-0" class="reference"><a href="#cite_note-ednEurope-128"><span class="cite-bracket">&#91;</span>128<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-lawrence_129-0" class="reference"><a href="#cite_note-lawrence-129"><span class="cite-bracket">&#91;</span>129<span class="cite-bracket">&#93;</span></a></sup> The company's stacked silicon interconnect (SSI) technology stacks several (three or four) active FPGA dies side by side on a silicon <a href="/wiki/Interposer" title="Interposer">interposer</a>&#160;– a single piece of silicon that carries passive interconnect. The individual FPGA dies are conventional, and are flip-chip mounted by microbumps on to the interposer. The interposer provides direct interconnect between the FPGA dies, with no need for transceiver technologies such as high-speed <a href="/wiki/SerDes" title="SerDes">SerDes</a>.<sup id="cite_ref-ednEurope_128-1" class="reference"><a href="#cite_note-ednEurope-128"><span class="cite-bracket">&#91;</span>128<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-lawrence_129-1" class="reference"><a href="#cite_note-lawrence-129"><span class="cite-bracket">&#91;</span>129<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-130" class="reference"><a href="#cite_note-130"><span class="cite-bracket">&#91;</span>130<span class="cite-bracket">&#93;</span></a></sup> In October 2011, Xilinx shipped the first FPGA to use the new technology, the Virtex-7 2000T FPGA, which includes 6.8 billion transistors and 20 million ASIC gates.<sup id="cite_ref-don1025_131-0" class="reference"><a href="#cite_note-don1025-131"><span class="cite-bracket">&#91;</span>131<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-clive1025_132-0" class="reference"><a href="#cite_note-clive1025-132"><span class="cite-bracket">&#91;</span>132<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-david1025_133-0" class="reference"><a href="#cite_note-david1025-133"><span class="cite-bracket">&#91;</span>133<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-scieng1026_134-0" class="reference"><a href="#cite_note-scieng1026-134"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup> The following spring, Xilinx used 3D technology to ship the Virtex-7 HT, the industry's first heterogeneous FPGAs, which combine high bandwidth FPGAs with a maximum of sixteen 28&#160;Gbit/s and seventy-two 13.1&#160;Gbit/s transceivers to reduce power and size requirements for key Nx100G and 400G line card applications and functions.<sup id="cite_ref-135" class="reference"><a href="#cite_note-135"><span class="cite-bracket">&#91;</span>135<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-136" class="reference"><a href="#cite_note-136"><span class="cite-bracket">&#91;</span>136<span class="cite-bracket">&#93;</span></a></sup> </p><p>In January 2011, Xilinx acquired design tool firm AutoESL Design Technologies and added System C high-level design for its 6- and 7-series FPGA families.<sup id="cite_ref-EETimesJan31_137-0" class="reference"><a href="#cite_note-EETimesJan31-137"><span class="cite-bracket">&#91;</span>137<span class="cite-bracket">&#93;</span></a></sup> The addition of AutoESL tools extended the design community for FPGAs to designers more accustomed to designing at a higher level of abstraction using <a href="/wiki/C_(programming_language)" title="C (programming language)">C</a>, <a href="/wiki/C%2B%2B" title="C++">C++</a> and System C.<sup id="cite_ref-ElectronicsWeelyJan31_138-0" class="reference"><a href="#cite_note-ElectronicsWeelyJan31-138"><span class="cite-bracket">&#91;</span>138<span class="cite-bracket">&#93;</span></a></sup> </p><p>In April 2012, Xilinx introduced a revised version of its toolset for programmable systems, called <a href="/wiki/Xilinx_Vivado" class="mw-redirect" title="Xilinx Vivado">Vivado Design Suite</a>. This IP and system-centric design software supports newer high capacity devices, and speeds the design of programmable logic and I/O.<sup id="cite_ref-139" class="reference"><a href="#cite_note-139"><span class="cite-bracket">&#91;</span>139<span class="cite-bracket">&#93;</span></a></sup> Vivado provides faster integration and implementation for programmable systems into devices with 3D stacked silicon interconnect technology, ARM processing systems, analog mixed signal (AMS), and many <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">semiconductor intellectual property</a> (IP) cores.<sup id="cite_ref-EDN15Jun2012_140-0" class="reference"><a href="#cite_note-EDN15Jun2012-140"><span class="cite-bracket">&#91;</span>140<span class="cite-bracket">&#93;</span></a></sup> </p><p>In July 2019, Xilinx acquired NGCodec, developers of <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a> <a href="/wiki/Hardware_acceleration" title="Hardware acceleration">accelerated</a> video encoders for <a href="/wiki/Video_hosting_service" class="mw-redirect" title="Video hosting service">video streaming</a>, <a href="/wiki/Cloud_gaming" title="Cloud gaming">cloud gaming</a> and cloud <a href="/wiki/Mixed_reality" title="Mixed reality">mixed reality</a> services. NGCodec video encoders include support for <a href="/wiki/H.264/MPEG-4_AVC" class="mw-redirect" title="H.264/MPEG-4 AVC">H.264/AVC</a>, <a href="/wiki/HEVC" class="mw-redirect" title="HEVC">H.265/HEVC</a>, <a href="/wiki/VP9" title="VP9">VP9</a> and <a href="/wiki/AV1" title="AV1">AV1</a>, with planned future support for <a href="/wiki/Versatile_Video_Coding" title="Versatile Video Coding">H.266/VVC</a> and AV2.<sup id="cite_ref-141" class="reference"><a href="#cite_note-141"><span class="cite-bracket">&#91;</span>141<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-142" class="reference"><a href="#cite_note-142"><span class="cite-bracket">&#91;</span>142<span class="cite-bracket">&#93;</span></a></sup> </p><p>In May 2020, Xilinx installed its first Adaptive Compute Cluster (XACC) at ETH Zurich in Switzerland.<sup id="cite_ref-:5_143-0" class="reference"><a href="#cite_note-:5-143"><span class="cite-bracket">&#91;</span>143<span class="cite-bracket">&#93;</span></a></sup> The XACCs provide infrastructure and funding to support research in adaptive compute acceleration for high performance computing (HPC).<sup id="cite_ref-:5_143-1" class="reference"><a href="#cite_note-:5-143"><span class="cite-bracket">&#91;</span>143<span class="cite-bracket">&#93;</span></a></sup> The clusters include high-end servers, Xilinx Alveo accelerator cards, and high speed networking.<sup id="cite_ref-144" class="reference"><a href="#cite_note-144"><span class="cite-bracket">&#91;</span>144<span class="cite-bracket">&#93;</span></a></sup> Three other XACCs will be installed at the <a href="/wiki/University_of_California,_Los_Angeles" title="University of California, Los Angeles">University of California, Los Angeles</a> (UCLA); the <a href="/wiki/University_of_Illinois_at_Urbana_Champaign" class="mw-redirect" title="University of Illinois at Urbana Champaign">University of Illinois at Urbana Champaign</a> (UIUC); and the <a href="/wiki/National_University_of_Singapore" title="National University of Singapore">National University of Singapore</a> (NUS).<sup id="cite_ref-:5_143-2" class="reference"><a href="#cite_note-:5-143"><span class="cite-bracket">&#91;</span>143<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-145" class="reference"><a href="#cite_note-145"><span class="cite-bracket">&#91;</span>145<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading2"><h2 id="Family_lines_of_products">Family lines of products</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=7" title="Edit section: Family lines of products"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/b/bc/ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg/220px-ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg" decoding="async" width="220" height="220" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/bc/ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg/330px-ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/bc/ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg/440px-ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg 2x" data-file-width="2824" data-file-height="2824" /></a><figcaption>CPLD Xilinx XC9536XL</figcaption></figure> <p>Before 2010, Xilinx offered two main FPGA families: the high-performance <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a> series and the high-volume Spartan series, with a cheaper EasyPath option for ramping to volume production.<sup id="cite_ref-thirtythree_31-1" class="reference"><a href="#cite_note-thirtythree-31"><span class="cite-bracket">&#91;</span>31<span class="cite-bracket">&#93;</span></a></sup> The company also provides two <a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a> lines: the CoolRunner and the 9500 series. Each model series has been released in multiple generations since its launch.<sup id="cite_ref-Brown_146-0" class="reference"><a href="#cite_note-Brown-146"><span class="cite-bracket">&#91;</span>146<span class="cite-bracket">&#93;</span></a></sup> With the introduction of its 28nm FPGAs in June 2010, Xilinx replaced the high-volume Spartan family with the Kintex family and the low-cost Artix family.<sup id="cite_ref-EET_147-0" class="reference"><a href="#cite_note-EET-147"><span class="cite-bracket">&#91;</span>147<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Morris_148-0" class="reference"><a href="#cite_note-Morris-148"><span class="cite-bracket">&#91;</span>148<span class="cite-bracket">&#93;</span></a></sup> </p><p>Xilinx's newer FPGA products use a <a href="/wiki/High-%CE%BA_dielectric" title="High-κ dielectric">High-K Metal Gate</a> (HKMG) process, which reduces static power consumption while increasing logic capacity.<sup id="cite_ref-harris_149-0" class="reference"><a href="#cite_note-harris-149"><span class="cite-bracket">&#91;</span>149<span class="cite-bracket">&#93;</span></a></sup> In 28nm devices, static power accounts for much and sometimes most of the total power dissipation. Virtex-6 and Spartan-6 FPGA families are said to consume 50 percent less power, and have up to twice the logic capacity compared to the previous generation of Xilinx FPGAs.<sup id="cite_ref-eweekly_117-1" class="reference"><a href="#cite_note-eweekly-117"><span class="cite-bracket">&#91;</span>117<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-eetimes_150-0" class="reference"><a href="#cite_note-eetimes-150"><span class="cite-bracket">&#91;</span>150<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EDN_151-0" class="reference"><a href="#cite_note-EDN-151"><span class="cite-bracket">&#91;</span>151<span class="cite-bracket">&#93;</span></a></sup> </p><p>In June 2010, Xilinx introduced the Xilinx 7 series: the Virtex-7, Kintex-7, and Artix-7 families, promising improvements in system power, performance, capacity, and price. These new FPGA families are manufactured using <a href="/wiki/TSMC" title="TSMC">TSMC</a>'s 28nm HKMG process.<sup id="cite_ref-xilinx7_152-0" class="reference"><a href="#cite_note-xilinx7-152"><span class="cite-bracket">&#91;</span>152<span class="cite-bracket">&#93;</span></a></sup> The 28nm series 7 devices feature a 50 percent power reduction compared to the company's 40nm devices and offer capacity of up to 2 million logic cells.<sup id="cite_ref-EET_147-1" class="reference"><a href="#cite_note-EET-147"><span class="cite-bracket">&#91;</span>147<span class="cite-bracket">&#93;</span></a></sup> Less than one year after announcing the 7 series 28nm FPGAs, Xilinx shipped the world's first 28nm FPGA device, the Kintex-7.<sup id="cite_ref-153" class="reference"><a href="#cite_note-153"><span class="cite-bracket">&#91;</span>153<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-154" class="reference"><a href="#cite_note-154"><span class="cite-bracket">&#91;</span>154<span class="cite-bracket">&#93;</span></a></sup> In March 2011, Xilinx introduced the Zynq-7000 family, which integrates a complete <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a> MPCore processor-based system on a 28nm FPGA for system architects and embedded software developers.<sup id="cite_ref-EETimesMarch1_126-1" class="reference"><a href="#cite_note-EETimesMarch1-126"><span class="cite-bracket">&#91;</span>126<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EmbeddedWorldMarch1_127-1" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-127"><span class="cite-bracket">&#91;</span>127<span class="cite-bracket">&#93;</span></a></sup> In May 2017, Xilinx expanded the 7 Series with the production of the Spartan-7 family.<sup id="cite_ref-spartan7announce_155-0" class="reference"><a href="#cite_note-spartan7announce-155"><span class="cite-bracket">&#91;</span>155<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-spartan7prod_156-0" class="reference"><a href="#cite_note-spartan7prod-156"><span class="cite-bracket">&#91;</span>156<span class="cite-bracket">&#93;</span></a></sup> </p><p>In Dec, 2013, Xilinx introduced the UltraScale series: Virtex UltraScale and Kintex UltraScale families. These new FPGA families are manufactured by <a href="/wiki/TSMC" title="TSMC">TSMC</a> in its 20nm planar process.<sup id="cite_ref-TSMC_157-0" class="reference"><a href="#cite_note-TSMC-157"><span class="cite-bracket">&#91;</span>157<span class="cite-bracket">&#93;</span></a></sup> At the same time it announced an UltraScale SoC architecture, called Zynq UltraScale+ <a href="/wiki/MPSoC" class="mw-redirect" title="MPSoC">MPSoC</a>, in TSMC 16nm FinFET process.<sup id="cite_ref-TSMC_16_158-0" class="reference"><a href="#cite_note-TSMC_16-158"><span class="cite-bracket">&#91;</span>158<span class="cite-bracket">&#93;</span></a></sup> </p><p>In March 2021, Xilinx announced a new cost-optimized portfolio with Artix and Zynq UltraScale+ devices, fabricated on TSMC's 16nm process.<sup id="cite_ref-159" class="reference"><a href="#cite_note-159"><span class="cite-bracket">&#91;</span>159<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Virtex_family">Virtex family</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=8" title="Edit section: Virtex family"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <style data-mw-deduplicate="TemplateStyles:r1236090951">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}@media print{body.ns-0 .mw-parser-output .hatnote{display:none!important}}</style><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex (FPGA)</a></div> <p>The <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a> series of FPGAs have integrated features that include <a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a> and ECC logic, DSP blocks, <a href="/wiki/PCI-Express" class="mw-redirect" title="PCI-Express">PCI-Express</a> controllers, <a href="/wiki/Ethernet" title="Ethernet">Ethernet</a> <a href="/wiki/MAC_address" title="MAC address">MAC</a> blocks, and high-speed transceivers. In addition to FPGA logic, the Virtex series includes embedded fixed function hardware for commonly used functions such as multipliers, memories, serial transceivers and microprocessor cores.<sup id="cite_ref-Virtex1_160-0" class="reference"><a href="#cite_note-Virtex1-160"><span class="cite-bracket">&#91;</span>160<span class="cite-bracket">&#93;</span></a></sup> These capabilities are used in applications such as wired and wireless infrastructure equipment, advanced medical equipment, test and measurement, and defense systems.<sup id="cite_ref-Virtex2_161-0" class="reference"><a href="#cite_note-Virtex2-161"><span class="cite-bracket">&#91;</span>161<span class="cite-bracket">&#93;</span></a></sup> </p><p>The Virtex 7 family, is based on a 28nm design and is reported to deliver a two-fold system performance improvement at 50 percent lower power compared to previous generation Virtex-6 devices. In addition, Virtex-7 doubles the memory bandwidth compared to previous generation Virtex FPGAs with 1866&#160;Mbit/s memory interfacing performance and over two million logic cells.<sup id="cite_ref-EET_147-2" class="reference"><a href="#cite_note-EET-147"><span class="cite-bracket">&#91;</span>147<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Morris_148-1" class="reference"><a href="#cite_note-Morris-148"><span class="cite-bracket">&#91;</span>148<span class="cite-bracket">&#93;</span></a></sup> </p><p>In 2011, Xilinx began shipping sample quantities of the Virtex-7 2000T "3D FPGA", which combines four smaller FPGAs into a single package by placing them on a special silicon interconnection pad (called an <a href="/wiki/Interposer" title="Interposer">interposer</a>) to deliver 6.8 billion transistors in a single large chip. The interposer provides 10,000 data pathways between the individual FPGAs — roughly 10 to 100 times more than would usually be available on a board – to create a single FPGA.<sup id="cite_ref-don1025_131-1" class="reference"><a href="#cite_note-don1025-131"><span class="cite-bracket">&#91;</span>131<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-clive1025_132-1" class="reference"><a href="#cite_note-clive1025-132"><span class="cite-bracket">&#91;</span>132<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-david1025_133-1" class="reference"><a href="#cite_note-david1025-133"><span class="cite-bracket">&#91;</span>133<span class="cite-bracket">&#93;</span></a></sup> In 2012, using the same 3D technology, Xilinx introduced initial shipments of their Virtex-7 H580T FPGA, a heterogeneous device, so called because it comprises two FPGA dies and one 8-channel 28&#160;Gbit/s transceiver die in the same package.<sup id="cite_ref-ElectronicProductNews15May2012_30-1" class="reference"><a href="#cite_note-ElectronicProductNews15May2012-30"><span class="cite-bracket">&#91;</span>30<span class="cite-bracket">&#93;</span></a></sup> </p><p>The Virtex-6 family is built on a 40nm process for compute-intensive electronic systems, and the company claims it consumes 15 percent less power and has 15 percent improved performance over competing 40nm FPGAs.<sup id="cite_ref-162" class="reference"><a href="#cite_note-162"><span class="cite-bracket">&#91;</span>162<span class="cite-bracket">&#93;</span></a></sup> </p><p>The Virtex-5 LX and the LXT are intended for logic-intensive applications, and the Virtex-5 SXT is for DSP applications.<sup id="cite_ref-163" class="reference"><a href="#cite_note-163"><span class="cite-bracket">&#91;</span>163<span class="cite-bracket">&#93;</span></a></sup> With the Virtex-5, Xilinx changed the logic fabric from four-input LUTs to six-input LUTs. With the increasing complexity of combinational logic functions required by SoC designs, the percentage of combinational paths requiring multiple four-input LUTs had become a performance and routing bottleneck. The six-input LUT represented a tradeoff between better handling of increasingly complex combinational functions, at the expense of a reduction in the absolute number of LUTs per device. The Virtex-5 series is a 65nm design <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">fabricated</a> in 1.0V, triple-oxide process technology.<sup id="cite_ref-Virtex3_164-0" class="reference"><a href="#cite_note-Virtex3-164"><span class="cite-bracket">&#91;</span>164<span class="cite-bracket">&#93;</span></a></sup> </p><p>Legacy Virtex devices (Virtex, Virtex-II, Virtex-II Pro, Virtex 4) are still available, but are not recommended for use in new designs. </p> <div class="mw-heading mw-heading3"><h3 id="Kintex">Kintex</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=9" title="Edit section: Kintex"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/6/62/Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg/220px-Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg" decoding="async" width="220" height="154" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/62/Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg/330px-Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/62/Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg/440px-Xilinx_Kintex7_XCKU025_on_matrox_grabber.jpg 2x" data-file-width="3901" data-file-height="2731" /></a><figcaption>A Xilinx Kintex UltraScale FPGA (XCKU025-FFVA1156) on a <a href="/wiki/Matrox" title="Matrox">Matrox</a> <a href="/wiki/Frame_grabber" title="Frame grabber">frame grabber</a></figcaption></figure> <p>The Kintex-7 family is the first Xilinx mid-range FPGA family that the company claims delivers Virtex-6 family performance at less than half the price while consuming 50 percent less power. The Kintex family includes high-performance 12.5&#160;Gbit/s or lower-cost optimized 6.5&#160;Gbit/s serial connectivity, memory, and logic performance required for applications such as high volume <a href="/wiki/10G" title="10G">10G</a> optical wired communication equipment, and provides a balance of signal processing performance, power consumption and cost to support the deployment of <a href="/wiki/Long_Term_Evolution" class="mw-redirect" title="Long Term Evolution">Long Term Evolution</a> (LTE) wireless networks.<sup id="cite_ref-EET_147-3" class="reference"><a href="#cite_note-EET-147"><span class="cite-bracket">&#91;</span>147<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Morris_148-2" class="reference"><a href="#cite_note-Morris-148"><span class="cite-bracket">&#91;</span>148<span class="cite-bracket">&#93;</span></a></sup> </p><p>In August 2018, SK Telecom deployed Xilinx Kintex UltraScale FPGAs as their artificial intelligence accelerators at their data centers in South Korea.<sup id="cite_ref-kintex_165-0" class="reference"><a href="#cite_note-kintex-165"><span class="cite-bracket">&#91;</span>165<span class="cite-bracket">&#93;</span></a></sup> The FPGAs run SKT's automatic speech-recognition application to accelerate Nugu, SKT's voice-activated assistant.<sup id="cite_ref-kintex_165-1" class="reference"><a href="#cite_note-kintex-165"><span class="cite-bracket">&#91;</span>165<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-166" class="reference"><a href="#cite_note-166"><span class="cite-bracket">&#91;</span>166<span class="cite-bracket">&#93;</span></a></sup> </p><p>In July, 2020 Xilinx made the latest addition to their Kintex family, 'KU19P FPGA' which delivers more logic fabric and embedded memory<sup id="cite_ref-167" class="reference"><a href="#cite_note-167"><span class="cite-bracket">&#91;</span>167<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Artix">Artix</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=10" title="Edit section: Artix"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Xilinx_XC7A35T.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/a/af/Xilinx_XC7A35T.jpg/220px-Xilinx_XC7A35T.jpg" decoding="async" width="220" height="165" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/af/Xilinx_XC7A35T.jpg/330px-Xilinx_XC7A35T.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/af/Xilinx_XC7A35T.jpg/440px-Xilinx_XC7A35T.jpg 2x" data-file-width="1024" data-file-height="768" /></a><figcaption>A Artix-7 FPGA (XC7A35T-CSG325)</figcaption></figure> <p>The Artix-7 family delivers 50 percent lower power and 35 percent lower cost compared to the Spartan-6 family and is based on the unified Virtex-series architecture. The Artix family is designed to address the small form factor and low-power performance requirements of battery-powered portable <a href="/wiki/Ultrasound" title="Ultrasound">ultrasound</a> equipment, commercial digital camera lens control, and military <a href="/wiki/Avionics" title="Avionics">avionics</a> and communications equipment.<sup id="cite_ref-EET_147-4" class="reference"><a href="#cite_note-EET-147"><span class="cite-bracket">&#91;</span>147<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Morris_148-3" class="reference"><a href="#cite_note-Morris-148"><span class="cite-bracket">&#91;</span>148<span class="cite-bracket">&#93;</span></a></sup> With the introduction of the Spartan-7 family in 2017, which lack high-bandwidth transceivers, the Artix-7's was clarified as being the "transceiver optimized" member.<sup id="cite_ref-costOptimizedPortfolio2017_168-0" class="reference"><a href="#cite_note-costOptimizedPortfolio2017-168"><span class="cite-bracket">&#91;</span>168<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Zynq">Zynq</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=11" title="Edit section: Zynq"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Adapteva_Parallella_DK02_-_Zynq_(15455173526).png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/c/ce/Adapteva_Parallella_DK02_-_Zynq_%2815455173526%29.png/220px-Adapteva_Parallella_DK02_-_Zynq_%2815455173526%29.png" decoding="async" width="220" height="146" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/ce/Adapteva_Parallella_DK02_-_Zynq_%2815455173526%29.png/330px-Adapteva_Parallella_DK02_-_Zynq_%2815455173526%29.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/ce/Adapteva_Parallella_DK02_-_Zynq_%2815455173526%29.png/440px-Adapteva_Parallella_DK02_-_Zynq_%2815455173526%29.png 2x" data-file-width="4000" data-file-height="2660" /></a><figcaption>A Zynq-7000 (XC7Z010-CLG400) on a <a href="/wiki/Adapteva" class="mw-redirect" title="Adapteva">Adapteva</a> Parallella <a href="/wiki/Single-board_computer" title="Single-board computer">single-board computer</a></figcaption></figure> <p>The Zynq-7000 family of <a href="/wiki/System_on_a_chip" title="System on a chip">SoCs</a> addresses high-end embedded-system applications, such as video surveillance, automotive-driver assistance, next-generation wireless, and factory automation.<sup id="cite_ref-EETimesMarch1_126-2" class="reference"><a href="#cite_note-EETimesMarch1-126"><span class="cite-bracket">&#91;</span>126<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EmbeddedWorldMarch1_127-2" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-127"><span class="cite-bracket">&#91;</span>127<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EDNMarch1_169-0" class="reference"><a href="#cite_note-EDNMarch1-169"><span class="cite-bracket">&#91;</span>169<span class="cite-bracket">&#93;</span></a></sup> Zynq-7000 integrate a complete <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a> MPCore-processor-based 28nm system. The Zynq architecture differs from previous marriages of programmable logic and embedded processors by moving from an FPGA-centric platform to a processor-centric model.<sup id="cite_ref-EETimesMarch1_126-3" class="reference"><a href="#cite_note-EETimesMarch1-126"><span class="cite-bracket">&#91;</span>126<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EmbeddedWorldMarch1_127-3" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-127"><span class="cite-bracket">&#91;</span>127<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EDNMarch1_169-1" class="reference"><a href="#cite_note-EDNMarch1-169"><span class="cite-bracket">&#91;</span>169<span class="cite-bracket">&#93;</span></a></sup> For software developers, Zynq-7000 appear the same as a standard, fully featured <a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a> processor-based <a href="/wiki/System_on_a_chip" title="System on a chip">system-on-chip (SoC)</a>, booting immediately at power-up and capable of running a variety of operating systems independently of the programmable logic.<sup id="cite_ref-EETimesMarch1_126-4" class="reference"><a href="#cite_note-EETimesMarch1-126"><span class="cite-bracket">&#91;</span>126<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EmbeddedWorldMarch1_127-4" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-127"><span class="cite-bracket">&#91;</span>127<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EDNMarch1_169-2" class="reference"><a href="#cite_note-EDNMarch1-169"><span class="cite-bracket">&#91;</span>169<span class="cite-bracket">&#93;</span></a></sup> In 2013, Xilinx introduced the Zynq-7100, which integrates <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> (DSP) to meet emerging programmable systems integration requirements of wireless, broadcast, medical and military applications.<sup id="cite_ref-170" class="reference"><a href="#cite_note-170"><span class="cite-bracket">&#91;</span>170<span class="cite-bracket">&#93;</span></a></sup> </p><p>The new Zynq-7000 product family posed a key challenge for system designers, because Xilinx ISE design software had not been developed to handle the capacity and complexity of designing with an FPGA with an ARM core.<sup id="cite_ref-EETimes25Apr2012_32-1" class="reference"><a href="#cite_note-EETimes25Apr2012-32"><span class="cite-bracket">&#91;</span>32<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EDN15Jun2012_140-1" class="reference"><a href="#cite_note-EDN15Jun2012-140"><span class="cite-bracket">&#91;</span>140<span class="cite-bracket">&#93;</span></a></sup> Xilinx's new <a href="/wiki/Xilinx_Vivado" class="mw-redirect" title="Xilinx Vivado">Vivado Design Suite</a> addressed this issue, because the software was developed for higher capacity FPGAs, and it included <a href="/wiki/High_level_synthesis" class="mw-redirect" title="High level synthesis">high level synthesis</a> (HLS) functionality that allows engineers to compile the co-processors from a <a href="/wiki/C_(programming_language)" title="C (programming language)">C</a>-based description.<sup id="cite_ref-EETimes25Apr2012_32-2" class="reference"><a href="#cite_note-EETimes25Apr2012-32"><span class="cite-bracket">&#91;</span>32<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-EDN15Jun2012_140-2" class="reference"><a href="#cite_note-EDN15Jun2012-140"><span class="cite-bracket">&#91;</span>140<span class="cite-bracket">&#93;</span></a></sup> </p><p>The <a href="/wiki/AXIOM_(camera)" title="AXIOM (camera)">AXIOM</a>,<sup id="cite_ref-171" class="reference"><a href="#cite_note-171"><span class="cite-bracket">&#91;</span>171<span class="cite-bracket">&#93;</span></a></sup> the world's first <a href="/wiki/Digital_cinema_camera" class="mw-redirect" title="Digital cinema camera">digital cinema camera</a> that is <a href="/wiki/Open_source_hardware" class="mw-redirect" title="Open source hardware">open source hardware</a>, contains a Zynq-7000.<sup id="cite_ref-172" class="reference"><a href="#cite_note-172"><span class="cite-bracket">&#91;</span>172<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Spartan_family">Spartan family</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=12" title="Edit section: Spartan family"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Fritz!Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/7/79/Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg/220px-Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg" decoding="async" width="220" height="220" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/79/Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg/330px-Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/79/Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg/440px-Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg 2x" data-file-width="1804" data-file-height="1804" /></a><figcaption>Xilinx 3S250, Spartan-3E FPGA family</figcaption></figure> <p>The Spartan series targets low cost, high-volume applications with a low-power footprint e.g. <a href="/wiki/Displays" class="mw-redirect" title="Displays">displays</a>, <a href="/wiki/Set-top_boxes" class="mw-redirect" title="Set-top boxes">set-top boxes</a>, <a href="/wiki/Wireless_router" title="Wireless router">wireless routers</a> and other applications.<sup id="cite_ref-spartan_173-0" class="reference"><a href="#cite_note-spartan-173"><span class="cite-bracket">&#91;</span>173<span class="cite-bracket">&#93;</span></a></sup> </p><p>The Spartan-6 family is built on a 45nm, 9-metal layer, dual-oxide process technology.<sup id="cite_ref-eetimes_150-1" class="reference"><a href="#cite_note-eetimes-150"><span class="cite-bracket">&#91;</span>150<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-spartanrelease_174-0" class="reference"><a href="#cite_note-spartanrelease-174"><span class="cite-bracket">&#91;</span>174<span class="cite-bracket">&#93;</span></a></sup> The Spartan-6 was marketed in 2009 as a low-cost option for automotive, wireless communications, flat-panel display and video surveillance applications.<sup id="cite_ref-spartanrelease_174-1" class="reference"><a href="#cite_note-spartanrelease-174"><span class="cite-bracket">&#91;</span>174<span class="cite-bracket">&#93;</span></a></sup> </p><p>The Spartan-7 family, built on the same 28<a href="/wiki/Nanometer" class="mw-redirect" title="Nanometer">nm</a> process used in the other 7-Series FPGAs, was announced in 2015,<sup id="cite_ref-spartan7announce_155-1" class="reference"><a href="#cite_note-spartan7announce-155"><span class="cite-bracket">&#91;</span>155<span class="cite-bracket">&#93;</span></a></sup> and became available in 2017.<sup id="cite_ref-spartan7prod_156-1" class="reference"><a href="#cite_note-spartan7prod-156"><span class="cite-bracket">&#91;</span>156<span class="cite-bracket">&#93;</span></a></sup> Unlike the Artix-7 family and the "LXT" members of the Spartan-6 family, the Spartan-7 FPGAs lack high-bandwidth transceivers.<sup id="cite_ref-costOptimizedPortfolio2017_168-1" class="reference"><a href="#cite_note-costOptimizedPortfolio2017-168"><span class="cite-bracket">&#91;</span>168<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="EasyPath">EasyPath</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=13" title="Edit section: EasyPath"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <p>Because EasyPath devices are identical to the FPGAs that customers are already using the parts can be produced faster and more reliably from the time they are ordered compared to similar competing programs.<sup id="cite_ref-thirtyone_175-0" class="reference"><a href="#cite_note-thirtyone-175"><span class="cite-bracket">&#91;</span>175<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading3"><h3 id="Versal">Versal</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=14" title="Edit section: Versal"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <p>Versal is Xilinx's 7nm architecture that targets <a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">heterogeneous computing</a> needs in datacenter acceleration applications, in <a href="/wiki/Artificial_intelligence" title="Artificial intelligence">artificial intelligence</a> acceleration at the <a href="/wiki/Edge_computing" title="Edge computing">edge</a>, <a href="/wiki/Internet_of_things" title="Internet of things">Internet of things</a> (IoT) applications and <a href="/wiki/Embedded_computing" class="mw-redirect" title="Embedded computing">embedded computing</a>. </p><p>The Everest program focuses on the Versal Adaptive Compute Acceleration Platform (ACAP), a product category combining a traditional FPGA fabric with an <a href="/wiki/ARM_architecture" class="mw-redirect" title="ARM architecture">ARM</a> <a href="/wiki/System_on_chip" class="mw-redirect" title="System on chip">system on chip</a> and a set of <a href="/wiki/Coprocessor" title="Coprocessor">coprocessors</a>, connected through a <a href="/wiki/Network_on_a_chip" title="Network on a chip">network on a chip</a>.<sup id="cite_ref-VB20190618_176-0" class="reference"><a href="#cite_note-VB20190618-176"><span class="cite-bracket">&#91;</span>176<span class="cite-bracket">&#93;</span></a></sup> Xilinx's goal was to reduce the barriers to adoption of FPGAs for accelerated compute-intensive datacenter workloads.<sup id="cite_ref-FBS26Mar2018_177-0" class="reference"><a href="#cite_note-FBS26Mar2018-177"><span class="cite-bracket">&#91;</span>177<span class="cite-bracket">&#93;</span></a></sup> They are designed for a wide range of applications in the fields of <a href="/wiki/Big_data" title="Big data">big data</a> and <a href="/wiki/Machine_learning" title="Machine learning">machine learning</a>, including video transcoding, database querying, data compression, search, <a href="/wiki/Inference#Inference_engines" title="Inference">AI inferencing</a>, <a href="/wiki/Machine_vision" title="Machine vision">machine vision</a>, <a href="/wiki/Computer_vision" title="Computer vision">computer vision</a>, <a href="/wiki/Vehicular_automation" title="Vehicular automation">autonomous vehicles</a>, <a href="/wiki/Genomics" title="Genomics">genomics</a>, computational storage and network acceleration.<sup id="cite_ref-VB20190618_176-1" class="reference"><a href="#cite_note-VB20190618-176"><span class="cite-bracket">&#91;</span>176<span class="cite-bracket">&#93;</span></a></sup> </p><p>On April 15, 2020, it was announced that Xilinx would supply its Versal chips to <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> for 5G networking equipment.<sup id="cite_ref-178" class="reference"><a href="#cite_note-178"><span class="cite-bracket">&#91;</span>178<span class="cite-bracket">&#93;</span></a></sup> In July 2021, Xilinx debuted the Versal HBM, which combines the network interface of the platform with <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">HBM2e</a> memory to alleviate data bottlenecking.<sup id="cite_ref-179" class="reference"><a href="#cite_note-179"><span class="cite-bracket">&#91;</span>179<span class="cite-bracket">&#93;</span></a></sup> </p> <div class="mw-heading mw-heading2"><h2 id="See_also">See also</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=15" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <style data-mw-deduplicate="TemplateStyles:r1239009302">.mw-parser-output .portalbox{padding:0;margin:0.5em 0;display:table;box-sizing:border-box;max-width:175px;list-style:none}.mw-parser-output .portalborder{border:1px solid var(--border-color-base,#a2a9b1);padding:0.1em;background:var(--background-color-neutral-subtle,#f8f9fa)}.mw-parser-output .portalbox-entry{display:table-row;font-size:85%;line-height:110%;height:1.9em;font-style:italic;font-weight:bold}.mw-parser-output .portalbox-image{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portalbox-link{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}@media(min-width:720px){.mw-parser-output .portalleft{clear:left;float:left;margin:0.5em 1em 0.5em 0}.mw-parser-output .portalright{clear:right;float:right;margin:0.5em 0 0.5em 1em}}</style><ul role="navigation" aria-label="Portals" class="noprint portalbox portalborder portalright"> <li class="portalbox-entry"><span class="portalbox-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/28px-Industry5.svg.png" decoding="async" width="28" height="28" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/42px-Industry5.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/56px-Industry5.svg.png 2x" data-file-width="512" data-file-height="512" /></span></span></span><span class="portalbox-link"><a href="/wiki/Portal:Companies" title="Portal:Companies">Companies portal</a></span></li><li class="portalbox-entry"><span class="portalbox-image"><span class="mw-image-border noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/da/SF_From_Marin_Highlands3.jpg/32px-SF_From_Marin_Highlands3.jpg" decoding="async" width="32" height="23" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/da/SF_From_Marin_Highlands3.jpg/48px-SF_From_Marin_Highlands3.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/da/SF_From_Marin_Highlands3.jpg/64px-SF_From_Marin_Highlands3.jpg 2x" data-file-width="2672" data-file-height="1885" /></span></span></span><span class="portalbox-link"><a href="/wiki/Portal:San_Francisco_Bay_Area" title="Portal:San Francisco Bay Area">San Francisco Bay Area portal</a></span></li></ul> <ul><li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li> <li><a href="/wiki/Altera" title="Altera">Altera</a></li> <li><a href="/wiki/High_speed_serial_link" title="High speed serial link">High speed serial link</a></li></ul> <div class="mw-heading mw-heading2"><h2 id="References">References</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=16" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <style data-mw-deduplicate="TemplateStyles:r1239543626">.mw-parser-output .reflist{margin-bottom:0.5em;list-style-type:decimal}@media screen{.mw-parser-output .reflist{font-size:90%}}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist"> <div class="mw-references-wrap mw-references-columns"><ol class="references"> <li id="cite_note-Xilinx-Inc-Jun-1996-10-K-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-Xilinx-Inc-Jun-1996-10-K_1-0">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1238218222">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#d33)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#d33)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://edgar.secdatabase.com/2283/101287096000076/filing-main.htm">"Xilinx Inc, Form DEF 14A, Filing Date Jun 24, 1996"</a>. secdatabase.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180507153753/http://edgar.secdatabase.com/2283/101287096000076/filing-main.htm">Archived</a> from the original on May 7, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">May 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+Inc%2C+Form+DEF+14A%2C+Filing+Date+Jun+24%2C+1996&amp;rft.pub=secdatabase.com&amp;rft_id=http%3A%2F%2Fedgar.secdatabase.com%2F2283%2F101287096000076%2Ffiling-main.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cfo.com/people/2020/04/cfos-on-the-move-week-ending-april-10/">"CFOs On the Move"</a>. 10 April 2020. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200418042831/https://www.cfo.com/people/2020/04/cfos-on-the-move-week-ending-april-10/">Archived</a> from the original on 18 April 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">16 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CFOs+On+the+Move&amp;rft.date=2020-04-10&amp;rft_id=https%3A%2F%2Fwww.cfo.com%2Fpeople%2F2020%2F04%2Fcfos-on-the-move-week-ending-april-10%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-2021_10-K-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-2021_10-K_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-2021_10-K_3-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-2021_10-K_3-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-2021_10-K_3-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-2021_10-K_3-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-2021_10-K_3-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.sec.gov/ix?doc=/Archives/edgar/data/743988/000074398821000016/xlnx-20210403.htm">"Form 10-K Xilinx, Inc. For the Fiscal Year Ended April 3,2021"</a>. <a href="/wiki/U.S._Securities_and_Exchange_Commission" title="U.S. Securities and Exchange Commission">U.S. Securities and Exchange Commission</a>. 14 May 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Form+10-K+Xilinx%2C+Inc.+For+the+Fiscal+Year+Ended+April+3%2C2021&amp;rft.pub=U.S.+Securities+and+Exchange+Commission&amp;rft.date=2021-05-14&amp;rft_id=https%3A%2F%2Fwww.sec.gov%2Fix%3Fdoc%3D%2FArchives%2Fedgar%2Fdata%2F743988%2F000074398821000016%2Fxlnx-20210403.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-:0b-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-:0b_4-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/archives/xcell/Xcell32.pdf">"XCELL issue 32"</a> <span class="cs1-format">(PDF)</span>. Xilinx.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=XCELL+issue+32&amp;rft.pub=Xilinx&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fpublications%2Farchives%2Fxcell%2FXcell32.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-six-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-six_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-six_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Jonathan Cassell, iSuppli. "<a rel="nofollow" class="external text" href="http://www.isuppli.com/MarketWatchDetail.aspx?ID=314">A Forgettable Year for Memory Chip Makers: iSuppli releases preliminary 2008 semiconductor rankings</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081217125827/http://www.isuppli.com/MarketWatchDetail.aspx?ID=314">Archived</a> 2008-12-17 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." December 1, 2008. Retrieved January 15, 2009.</span> </li> <li id="cite_note-eleven-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-eleven_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eleven_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">John Edwards, EDN. "<a rel="nofollow" class="external text" href="https://archive.today/20120728124831/http://www.edn.com/article/CA6339519.html">No room for Second Place</a>." June 1, 2006. Retrieved January 15, 2009.</span> </li> <li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.forbes.com/companies/xilinx">"Forbes Profile: Xilinx"</a>. <i><a href="/wiki/Forbes" title="Forbes">Forbes</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 June</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=Forbes+Profile%3A+Xilinx&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fcompanies%2Fxilinx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFPetruno1991" class="citation web cs1">Petruno, Tom (30 April 1991). <a rel="nofollow" class="external text" href="https://www.latimes.com/archives/la-xpm-1991-04-30-fi-1269-story.html">"THE TIMES 100&#160;: The Best Performing Companies in California&#160;: View From the Street&#160;: Initial Stock Offerings Proved a Real Gamble"</a>. <i><a href="/wiki/Los_Angeles_Times" title="Los Angeles Times">Los Angeles Times</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Los+Angeles+Times&amp;rft.atitle=THE+TIMES+100+%3A+The+Best+Performing+Companies+in+California+%3A+View+From+the+Street+%3A+Initial+Stock+Offerings+Proved+a+Real+Gamble&amp;rft.date=1991-04-30&amp;rft.aulast=Petruno&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fwww.latimes.com%2Farchives%2Fla-xpm-1991-04-30-fi-1269-story.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ir.amd.com/news-events/press-releases/detail/977/amd-to-acquire-xilinx-creating-the-industrys-high?sf239269550=1">"AMD to Acquire Xilinx, Creating the Industry's High Performance Computing Leader"</a>. <i>Advanced Micro Devices, Inc</i>. 27 October 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-10-27</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Advanced+Micro+Devices%2C+Inc.&amp;rft.atitle=AMD+to+Acquire+Xilinx%2C+Creating+the+Industry%27s+High+Performance+Computing+Leader&amp;rft.date=2020-10-27&amp;rft_id=https%3A%2F%2Fir.amd.com%2Fnews-events%2Fpress-releases%2Fdetail%2F977%2Famd-to-acquire-xilinx-creating-the-industrys-high%3Fsf239269550%3D1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFLee2022" class="citation news cs1">Lee, Jane Lanhee (2022-02-14). <a rel="nofollow" class="external text" href="https://www.reuters.com/technology/amd-closes-biggest-chip-acquisition-with-498-bln-purchase-xilinx-2022-02-14/">"AMD closes record chip industry deal with estimated $50 billion purchase of Xilinx"</a>. <i>Reuters</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2022-02-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Reuters&amp;rft.atitle=AMD+closes+record+chip+industry+deal+with+estimated+%2450+billion+purchase+of+Xilinx&amp;rft.date=2022-02-14&amp;rft.aulast=Lee&amp;rft.aufirst=Jane+Lanhee&amp;rft_id=https%3A%2F%2Fwww.reuters.com%2Ftechnology%2Famd-closes-biggest-chip-acquisition-with-498-bln-purchase-xilinx-2022-02-14%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.sec.gov/Archives/edgar/data/2488/000119312521071625/d83168d424b3.htm">"424B3"</a>. <i>www.sec.gov</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-05-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.sec.gov&amp;rft.atitle=424B3&amp;rft_id=https%3A%2F%2Fwww.sec.gov%2FArchives%2Fedgar%2Fdata%2F2488%2F000119312521071625%2Fd83168d424b3.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-four-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-four_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-four_12-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-four_12-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-four_12-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-four_12-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-four_12-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-four_12-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-four_12-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-four_12-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-four_12-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-four_12-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-four_12-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-four_12-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-four_12-13"><sup><i><b>n</b></i></sup></a></span> <span class="reference-text">Funding Universe. "<a rel="nofollow" class="external text" href="http://www.fundinguniverse.com/company-histories/Xilinx-Inc-Company-History.html">Xilinx, Inc.</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131104072422/http://www.fundinguniverse.com/company-histories/xilinx-inc-history/">Archived</a> 2013-11-04 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>" Retrieved January 15, 2009.</span> </li> <li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text">Cai Yan, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4070772/Xilinx-testing-out-China-training-program">Xilinx testing out China training program</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130523202247/http://www.eetimes.com/electronics-news/4070772/Xilinx-testing-out-China-training-program">Archived</a> 2013-05-23 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Mar 27, 2007. Retrieved Dec 19, 2012.</span> </li> <li id="cite_note-:6-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-:6_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:6_14-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">PR Newswire "<a rel="nofollow" class="external text" href="https://www.prnewswire.com/news-releases/xilinx-ships-worlds-highest-capacity-fpga-and-shatters-industry-record-for-number-of-transistors-by-2x-132515558.html">Xilinx ships world's highest capacity FPGA and shatters industry record for number of transistors by 2x</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180612163845/https://www.prnewswire.com/news-releases/xilinx-ships-worlds-highest-capacity-fpga-and-shatters-industry-record-for-number-of-transistors-by-2x-132515558.html">Archived</a> 2018-06-12 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>" October 2011. Retrieved May 1st, 2018</span> </li> <li id="cite_note-three-15"><span class="mw-cite-backlink">^ <a href="#cite_ref-three_15-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-three_15-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-three_15-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-three_15-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://press.xilinx.com/phoenix.zhtml?c=212763&amp;p=irol-newsArticle_print&amp;ID=1255523">Xilinx MediaRoom - Press Releases</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link tagged August 2018">permanent dead link</span></a></i><span style="visibility:hidden; color:transparent; padding-left:2px">&#8205;</span>&#93;</span></sup>. Press.xilinx.com. Retrieved on 2013-11-20.</span> </li> <li id="cite_note-two-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-two_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-two_16-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-two_16-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-two_16-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-two_16-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.xilinx.com/">"Xilinx"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090205124515/http://www.xilinx.com/company/history.htm">Archived</a> from the original on February 5, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">August 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-twentythree-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-twentythree_17-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://media.corporate-ir.net/media_files/irol/21/212763/Q309/xlnxfactsheetQ3FY09.pdf">"Xilinx Fact Sheet"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120105174526/http://media.corporate-ir.net/media_files/irol/21/212763/Q309/xlnxfactsheetQ3FY09.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2012-01-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-01-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+Fact+Sheet&amp;rft_id=http%3A%2F%2Fmedia.corporate-ir.net%2Fmedia_files%2Firol%2F21%2F212763%2FQ309%2FxlnxfactsheetQ3FY09.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-twelve-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-twelve_18-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.westegg.com/inflation/infl.cgi">The Inflation Calculator</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180326173743/https://westegg.com/inflation/infl.cgi">Archived</a> 2018-03-26 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>. Retrieved January 15, 2009.</span> </li> <li id="cite_note-five-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-five_19-0">^</a></b></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="http://www.xilinx.com/prs_rls/2006/xil_corp/06116_china.htm">Xilinx Underscores Commitment to China</a> <a rel="nofollow" class="external text" href="https://archive.today/20130209195736/http://www.xilinx.com/prs_rls/2006/xil_corp/06116_china.htm">Archived</a> 2013-02-09 at <a href="/wiki/Archive.today" title="Archive.today">archive.today</a>." November 1, 2006. Retrieved January 15, 2009.</span> </li> <li id="cite_note-eight-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-eight_20-0">^</a></b></span> <span class="reference-text"><a href="/wiki/EE_Times" title="EE Times">EE Times</a> Asia. "<a rel="nofollow" class="external text" href="http://www.eetasia.com/ART_8800381997_499485_NT_efffb30f.HTM">Xilinx investing $40 million in Singapore operations</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150610213035/http://www.eetasia.com/ART_8800381997_499485_NT_efffb30f.HTM">Archived</a> 2015-06-10 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." November 16, 2005. Retrieved January 15, 2009.</span> </li> <li id="cite_note-nine-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-nine_21-0">^</a></b></span> <span class="reference-text">Pradeep Chakraborty. "<a rel="nofollow" class="external text" href="http://www.ciol.com/Semicon/SemiSpeak/Interviews/India-a-high-growth-area-for-Xilinx/8808108812/0/">India a high growth area for Xilinx</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090303091216/http://www.ciol.com/Semicon/SemiSpeak/Interviews/India-a-high-growth-area-for-Xilinx/8808108812/0/">Archived</a> 2009-03-03 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." August 8, 2008. Retrieved January 15, 2009.</span> </li> <li id="cite_note-ten-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-ten_22-0">^</a></b></span> <span class="reference-text">EDB Singapore. "<a rel="nofollow" class="external text" href="https://www.edb.gov.sg/edb/sg/en_uk/index/news/articles/xilinx__inc__strengthens.html">Xilinx, Inc. strengthens presence in Singapore to stay ahead of competition</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090302014716/http://www.edb.gov.sg/edb/sg/en_uk/index/news/articles/xilinx__inc__strengthens.html">Archived</a> 2009-03-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." December 1, 2007. Retrieved January 15, 2009.</span> </li> <li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text">Xilinx Earnings Report. "<a rel="nofollow" class="external autonumber" href="http://investor.xilinx.com/releasedetail.cfm?ReleaseID=1065046">[1]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180426195608/http://investor.xilinx.com/releasedetail.cfm?ReleaseID=1065046">Archived</a> 2018-04-26 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." April 25, 2018. Retrieved April 25, 2018.</span> </li> <li id="cite_note-embedded-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-embedded_24-0">^</a></b></span> <span class="reference-text">Embedded Technology Journal, “<a rel="nofollow" class="external text" href="http://www.techfocusmedia.net/embeddedtechnologyjournal/ondemand/20091015_01_xilinx/">Introducing the Xilinx Targeted Design Platform: Fulfilling the Programmable Imperative</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110724092503/http://www.techfocusmedia.net/embeddedtechnologyjournal/ondemand/20091015_01_xilinx/">Archived</a> 2011-07-24 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” Retrieved June 10, 2010.</span> </li> <li id="cite_note-twentyeight-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-twentyeight_25-0">^</a></b></span> <span class="reference-text">Lou Sosa, Electronic Design. "<a rel="nofollow" class="external text" href="http://electronicdesign.com/Articles/ArticleID/19017/19017.html">PLDs Present The Key To Xilinx's Success</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090302010121/http://electronicdesign.com/Articles/ArticleID/19017/19017.html">Archived</a> 2009-03-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." June 12, 2008. Retrieved January 20, 2008.</span> </li> <li id="cite_note-twentynine-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-twentynine_26-0">^</a></b></span> <span class="reference-text">Mike Santarini, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/blog/1480000148/post/60019806.html">Congratulations on the Xilinx CEO gig, Moshe!</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080516040230/http://www.edn.com/blog/1480000148/post/60019806.html">Archived</a> 2008-05-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." January 8, 2008. Retrieved January 20, 2008.</span> </li> <li id="cite_note-:0-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-:0_27-0">^</a></b></span> <span class="reference-text">Ron Wilson, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/blog/1690000169/post/1320019732.html">Moshe Gavrielov Looks into the Future of Xilinx and the FPGA Industry</a> <a rel="nofollow" class="external text" href="https://archive.today/20120728230208/http://www.edn.com/blog/1690000169/post/1320019732.html">Archived</a> 2012-07-28 at <a href="/wiki/Archive.today" title="Archive.today">archive.today</a>." January 7, 2008. Retrieved January 20, 2008.</span> </li> <li id="cite_note-XilinxPressRelease08Jan2018-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-XilinxPressRelease08Jan2018_28-0">^</a></b></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2018/xilinx-appoints-victor-peng-as-president-and-chief-executive-officer.html">Xilinx Appoints Victor Peng as President and Chief Executive Officer</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180124070908/https://www.xilinx.com/news/press/2018/xilinx-appoints-victor-peng-as-president-and-chief-executive-officer.html">Archived</a> 2018-01-24 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Jan 8, 2018</span> </li> <li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text">Clive Maxfield, <a href="/wiki/EETimes" class="mw-redirect" title="EETimes">EETimes</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4374071/Xilinx-ships-the-world-s-first-heterogeneous-3D-FPGA">Xilinx ships the world’s first heterogeneous 3D FPGA</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120604063253/http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4374071/Xilinx-ships-the-world-s-first-heterogeneous-3D-FPGA">Archived</a> 2012-06-04 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 30, 2012. Retrieved June 12, 2012.</span> </li> <li id="cite_note-ElectronicProductNews15May2012-30"><span class="mw-cite-backlink">^ <a href="#cite_ref-ElectronicProductNews15May2012_30-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ElectronicProductNews15May2012_30-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Electronic Product News. "<a rel="nofollow" class="external text" href="http://www.epn-online.com/page/new188150/with-moshe-gavrielov-president-ceo-xilinx.html">Interview with Moshe Gavrielov, president, CEO, Xilinx</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180612141756/http://www.epn-online.com/page/new188150/with-moshe-gavrielov-president-ceo-xilinx.html">Archived</a> 2018-06-12 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 15, 2012. Retrieved June 12, 2012.</span> </li> <li id="cite_note-thirtythree-31"><span class="mw-cite-backlink">^ <a href="#cite_ref-thirtythree_31-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-thirtythree_31-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">DSP-FPGA.com. <a rel="nofollow" class="external text" href="http://www.dsp-fpga.com/products/search/index.php?q=xilinx+fpga&amp;op=cn&amp;max=40">Xilinx FPGA Products</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022312/https://militaryembedded.com/">Archived</a> 2020-10-11 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” April 2010. Retrieved June 10, 2010.</span> </li> <li id="cite_note-EETimes25Apr2012-32"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimes25Apr2012_32-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimes25Apr2012_32-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimes25Apr2012_32-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Brian Bailey, EE Times. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software">Second generation for FPGA software</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116073612/http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Apr 25, 2012. Retrieved Dec 21, 2012.</span> </li> <li id="cite_note-XCellDaily-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-XCellDaily_33-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://forums.xilinx.com/t5/Xcell-Daily-Blog/Xilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters/ba-p/458488">"Xilinx ships first 20nm Virtex UltraScale FPGA – W... - Xilinx User Community Forums"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150721065628/http://forums.xilinx.com/t5/Xcell-Daily-Blog/Xilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters/ba-p/458488">Archived</a> from the original on July 21, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">August 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+ships+first+20nm+Virtex+UltraScale+FPGA+%E2%80%93+W...+-+Xilinx+User+Community+Forums&amp;rft_id=http%3A%2F%2Fforums.xilinx.com%2Ft5%2FXcell-Daily-Blog%2FXilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters%2Fba-p%2F458488&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-FBS13Dec2016-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-FBS13Dec2016_34-0">^</a></b></span> <span class="reference-text">Karl Freund, <a href="/wiki/Forbes_(magazine)" class="mw-redirect" title="Forbes (magazine)">Forbes (magazine)</a>. "<a rel="nofollow" class="external text" href="https://www.forbes.com/sites/moorinsights/2016/12/13/amazons-xilinx-fpga-cloud-why-this-may-be-a-significant-milestone/#39772bfe370d">Amazon's Xilinx FPGA Cloud: Why This May Be A Significant Milestone</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180612144551/https://www.forbes.com/sites/moorinsights/2016/12/13/amazons-xilinx-fpga-cloud-why-this-may-be-a-significant-milestone/#39772bfe370d">Archived</a> 2018-06-12 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." December 13, 2016. Retrieved April 26, 2018.</span> </li> <li id="cite_note-FBS27Sep2017-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-FBS27Sep2017_35-0">^</a></b></span> <span class="reference-text">Karl Freund, <a href="/wiki/Forbes_(magazine)" class="mw-redirect" title="Forbes (magazine)">Forbes (magazine)</a>. "<a rel="nofollow" class="external text" href="https://www.forbes.com/sites/moorinsights/2017/09/27/amazon-and-xilinx-deliver-new-fpga-solutions/#e1f32802370a">Amazon And Xilinx Deliver New FPGA Solutions</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180612144555/https://www.forbes.com/sites/moorinsights/2017/09/27/amazon-and-xilinx-deliver-new-fpga-solutions/#e1f32802370a">Archived</a> 2018-06-12 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." September 27, 2017. Retrieved April 26, 2018.</span> </li> <li id="cite_note-:4-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-:4_36-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13098/xilinx-acquires-deepphi-tech-ml-startup">"Xilinx Acquires DEEPhi Tech ML Startup"</a>. <i>AnandTech</i>. 19 July 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200212194101/https://www.anandtech.com/show/13098/xilinx-acquires-deepphi-tech-ml-startup">Archived</a> from the original on 12 February 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Xilinx+Acquires+DEEPhi+Tech+ML+Startup&amp;rft.date=2018-07-19&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13098%2Fxilinx-acquires-deepphi-tech-ml-startup&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.scientific-computing.com/news/xilinx-acquires-deephi-tech">"Xilinx acquires DeePhi Tech"</a>. <i>Scientific Computing World</i>. 19 July 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022311/https://www.scientific-computing.com/news/xilinx-acquires-deephi-tech">Archived</a> from the original on 11 October 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Scientific+Computing+World&amp;rft.atitle=Xilinx+acquires+DeePhi+Tech&amp;rft.date=2018-07-19&amp;rft_id=https%3A%2F%2Fwww.scientific-computing.com%2Fnews%2Fxilinx-acquires-deephi-tech&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.design-reuse.com/news/44920/xilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html">"Xilinx and Huawei Announce the First FPGA Cloud-based Real-time Video Streaming Solution in China"</a>. <i>Design And Reuse</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191106192131/https://www.design-reuse.com/news/44920/xilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html">Archived</a> from the original on 2019-11-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-11-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Design+And+Reuse&amp;rft.atitle=Xilinx+and+Huawei+Announce+the+First+FPGA+Cloud-based+Real-time+Video+Streaming+Solution+in+China&amp;rft_id=https%3A%2F%2Fwww.design-reuse.com%2Fnews%2F44920%2Fxilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.algodone.com/from-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization/">"From NGCodec to Huawei, SALT is the bridge to a new era of hardware monetization"</a>. <i>Algodone</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200220195832/https://www.algodone.com/from-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization/">Archived</a> from the original on 2020-02-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-02-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Algodone&amp;rft.atitle=From+NGCodec+to+Huawei%2C+SALT+is+the+bridge+to+a+new+era+of+hardware+monetization&amp;rft_id=https%3A%2F%2Fwww.algodone.com%2Ffrom-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-:2-40"><span class="mw-cite-backlink">^ <a href="#cite_ref-:2_40-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:2_40-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html">"Xilinx Platform to Run AI Driven ZF Automotive Control Unit"</a>. <i>finance.yahoo.com</i>. 7 January 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190806152014/https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html">Archived</a> from the original on 2019-08-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=finance.yahoo.com&amp;rft.atitle=Xilinx+Platform+to+Run+AI+Driven+ZF+Automotive+Control+Unit&amp;rft.date=2019-01-07&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fxilinx-platform-run-ai-driven-123712409.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.smart2zero.com/news/zynq-ultrascale-family-now-offers-61508-certified-functional-safety">"Zynq UltraScale+ family now offers 61508-certified functional safety"</a>. <i>Smart2.0</i>. 2018-11-20. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190806152024/https://www.smart2zero.com/news/zynq-ultrascale-family-now-offers-61508-certified-functional-safety">Archived</a> from the original on 2019-08-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Smart2.0&amp;rft.atitle=Zynq+UltraScale%2B+family+now+offers+61508-certified+functional+safety&amp;rft.date=2018-11-20&amp;rft_id=https%3A%2F%2Fwww.smart2zero.com%2Fnews%2Fzynq-ultrascale-family-now-offers-61508-certified-functional-safety&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/xilinxs-zynq-mpsoc-platform-secures-121112160.html">"Xilinx's Zynq MPSoC Platform Secures Exida Certification"</a>. <i>finance.yahoo.com</i>. 21 November 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190806152013/https://finance.yahoo.com/news/xilinxs-zynq-mpsoc-platform-secures-121112160.html">Archived</a> from the original on 2019-08-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=finance.yahoo.com&amp;rft.atitle=Xilinx%27s+Zynq+MPSoC+Platform+Secures+Exida+Certification&amp;rft.date=2018-11-21&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fxilinxs-zynq-mpsoc-platform-secures-121112160.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eenewsembedded.com/news/xilinx-zynq-ultrascale-products-assessed-sil-3">"Xilinx Zynq Ultrascale+ products assessed to SIL 3"</a>. <i>eeNews Embedded</i>. 2018-11-21. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190725150300/https://www.eenewsembedded.com/news/xilinx-zynq-ultrascale-products-assessed-sil-3">Archived</a> from the original on 2019-07-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Embedded&amp;rft.atitle=Xilinx+Zynq+Ultrascale%2B+products+assessed+to+SIL+3&amp;rft.date=2018-11-21&amp;rft_id=https%3A%2F%2Fwww.eenewsembedded.com%2Fnews%2Fxilinx-zynq-ultrascale-products-assessed-sil-3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html">"Xilinx Platform to Run AI Driven ZF Automotive Control Unit"</a>. <i>finance.yahoo.com</i>. 7 January 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190806152014/https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html">Archived</a> from the original on 2019-08-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=finance.yahoo.com&amp;rft.atitle=Xilinx+Platform+to+Run+AI+Driven+ZF+Automotive+Control+Unit&amp;rft.date=2019-01-07&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fxilinx-platform-run-ai-driven-123712409.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://evertiq.com/design/45374">"Evertiq - Xilinx partners with ZF on autonomous driving development"</a>. <i>evertiq.com</i>. 9 January 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190823152626/https://evertiq.com/design/45374">Archived</a> from the original on 2019-08-23<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=evertiq.com&amp;rft.atitle=Evertiq+-+Xilinx+partners+with+ZF+on+autonomous+driving+development&amp;rft.date=2019-01-09&amp;rft_id=https%3A%2F%2Fevertiq.com%2Fdesign%2F45374&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.roadtraffic-technology.com/news/xilinx-zf-automated-driving/">"Xilinx and ZF partner to jointly power automated driving"</a>. <i>Verdict Traffic</i>. 2019-01-08. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022312/https://www.roadtraffic-technology.com/news/xilinx-zf-automated-driving/">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Verdict+Traffic&amp;rft.atitle=Xilinx+and+ZF+partner+to+jointly+power+automated+driving&amp;rft.date=2019-01-08&amp;rft_id=https%3A%2F%2Fwww.roadtraffic-technology.com%2Fnews%2Fxilinx-zf-automated-driving%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.mwee.com/news/xilinx-and-zf-collaborate-automated-driving">"Xilinx and ZF to collaborate on automated driving"</a>. <i>www.mwee.com</i>. 2019-01-07. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190823152636/https://www.mwee.com/news/xilinx-and-zf-collaborate-automated-driving">Archived</a> from the original on 2019-08-23<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.mwee.com&amp;rft.atitle=Xilinx+and+ZF+to+collaborate+on+automated+driving&amp;rft.date=2019-01-07&amp;rft_id=https%3A%2F%2Fwww.mwee.com%2Fnews%2Fxilinx-and-zf-collaborate-automated-driving&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eenewsanalog.com/news/xilinx-introduces-16nm-defense-grade-ultrascale-portfolio">"Xilinx introduces 16nm Defense-Grade UltraScale+ Portfolio"</a>. <i>eeNews Analog</i>. 2018-11-16. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190829134910/https://www.eenewsanalog.com/news/xilinx-introduces-16nm-defense-grade-ultrascale-portfolio">Archived</a> from the original on 2019-08-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Analog&amp;rft.atitle=Xilinx+introduces+16nm+Defense-Grade+UltraScale%2B+Portfolio&amp;rft.date=2018-11-16&amp;rft_id=https%3A%2F%2Fwww.eenewsanalog.com%2Fnews%2Fxilinx-introduces-16nm-defense-grade-ultrascale-portfolio&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.chipestimate.com/Xilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200/Xilinx/news/46736">"Xilinx Advances State-of-the-Art in Integrated and Adaptable Solutions for Aerospace and Defense with Introduction of 16nm Defense-Grade UltraScale+ Portfolio"</a>. <i>www.chipestimate.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190829134902/https://www.chipestimate.com/Xilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200/Xilinx/news/46736">Archived</a> from the original on 2019-08-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.chipestimate.com&amp;rft.atitle=Xilinx+Advances+State-of-the-Art+in+Integrated+and+Adaptable+Solutions+for+Aerospace+and+Defense+with+Introduction+of+16nm+Defense-Grade+UltraScale%2B+Portfolio&amp;rft_id=https%3A%2F%2Fwww.chipestimate.com%2FXilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200%2FXilinx%2Fnews%2F46736&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFManners2018" class="citation web cs1">Manners, David (2018-11-16). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/542989-2018-11/">"16nm for def-stan Ultra-Scale SoCs"</a>. <i>Electronics Weekly</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190829134904/https://www.electronicsweekly.com/news/business/542989-2018-11/">Archived</a> from the original on 2019-08-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=16nm+for+def-stan+Ultra-Scale+SoCs&amp;rft.date=2018-11-16&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2F542989-2018-11%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://aerospacedefence.electronicspecifier.com/components-1/adaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio">"Adaptable Solutions with 16nm defence-grade UltraScale+ portfolio"</a>. <i>aerospacedefence.electronicspecifier.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190829134901/https://aerospacedefence.electronicspecifier.com/components-1/adaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio">Archived</a> from the original on 2019-08-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=aerospacedefence.electronicspecifier.com&amp;rft.atitle=Adaptable+Solutions+with+16nm+defence-grade+UltraScale%2B+portfolio&amp;rft_id=https%3A%2F%2Faerospacedefence.electronicspecifier.com%2Fcomponents-1%2Fadaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://chipsnwafers.electronicsforu.com/2018/11/17/highly-integrated-chips-suit-next-gen-aerospace-defense/">"Highly-integrated Chips Enable Next-Gen Aerospace and Defense Apps"</a>. <i>ChipsNWafers</i>. 2018-11-17. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190829134902/https://chipsnwafers.electronicsforu.com/2018/11/17/highly-integrated-chips-suit-next-gen-aerospace-defense/">Archived</a> from the original on 2019-08-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ChipsNWafers&amp;rft.atitle=Highly-integrated+Chips+Enable+Next-Gen+Aerospace+and+Defense+Apps&amp;rft.date=2018-11-17&amp;rft_id=https%3A%2F%2Fchipsnwafers.electronicsforu.com%2F2018%2F11%2F17%2Fhighly-integrated-chips-suit-next-gen-aerospace-defense%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.electronicdesign.com/industrial-automation/xilinx-s-compact-fpga-card-heads-edge">"Xilinx's Compact FPGA Card Heads to the Edge"</a>. <i>Electronic Design</i>. 2019-08-07. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190905131419/https://www.electronicdesign.com/industrial-automation/xilinx-s-compact-fpga-card-heads-edge">Archived</a> from the original on 2019-09-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronic+Design&amp;rft.atitle=Xilinx%27s+Compact+FPGA+Card+Heads+to+the+Edge&amp;rft.date=2019-08-07&amp;rft_id=https%3A%2F%2Fwww.electronicdesign.com%2Findustrial-automation%2Fxilinx-s-compact-fpga-card-heads-edge&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.linleygroup.com/newsletters/newsletter_detail.php?num=5978&amp;year=2019&amp;tag=3">"Linley Group Newsletter"</a>. <i>The Linley Group</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022311/https://www.linleygroup.com/newsletters/newsletter_detail.php?num=5978&amp;year=2019&amp;tag=3">Archived</a> from the original on 2020-10-11.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Linley+Group&amp;rft.atitle=Linley+Group+Newsletter&amp;rft_id=https%3A%2F%2Fwww.linleygroup.com%2Fnewsletters%2Fnewsletter_detail.php%3Fnum%3D5978%26year%3D2019%26tag%3D3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-:3-55"><span class="mw-cite-backlink">^ <a href="#cite_ref-:3_55-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:3_55-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.datacenterdynamics.com/news/xilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center/">"Xilinx unveils Versal ACAP chip and Alveo accelerators for the data center"</a>. <i>www.datacenterdynamics.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190513083221/https://www.datacenterdynamics.com/news/xilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center/">Archived</a> from the original on 2019-05-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=www.datacenterdynamics.com&amp;rft.atitle=Xilinx+unveils+Versal+ACAP+chip+and+Alveo+accelerators+for+the+data+center&amp;rft_id=https%3A%2F%2Fwww.datacenterdynamics.com%2Fnews%2Fxilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/">"Xilinx Announces New Alveo U280 HBM2 Accelerator Card"</a>. <i>HPCwire</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190905131440/https://www.hpcwire.com/off-the-wire/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/">Archived</a> from the original on 2019-09-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+Announces+New+Alveo+U280+HBM2+Accelerator+Card&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-announces-new-alveo-u280-hbm2-accelerator-card%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://mashup.servers-maintenance.com/2018/11/15/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/">"Xilinx Announces New Alveo U280 HBM2 Accelerator Card"</a>. <i>Servers Maintenance Mashup</i>. 2018-11-15. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190905131420/https://mashup.servers-maintenance.com/2018/11/15/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/">Archived</a> from the original on 2019-09-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Servers+Maintenance+Mashup&amp;rft.atitle=Xilinx+Announces+New+Alveo+U280+HBM2+Accelerator+Card&amp;rft.date=2018-11-15&amp;rft_id=https%3A%2F%2Fmashup.servers-maintenance.com%2F2018%2F11%2F15%2Fxilinx-announces-new-alveo-u280-hbm2-accelerator-card%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFDignan" class="citation web cs1">Dignan, Larry. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/xilinx-launches-alveo-u50-data-center-accelerator-card/">"Xilinx launches Alveo U50 data center accelerator card"</a>. <i>ZDNet</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022312/https://www.zdnet.com/article/xilinx-launches-alveo-u50-data-center-accelerator-card/">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Xilinx+launches+Alveo+U50+data+center+accelerator+card&amp;rft.aulast=Dignan&amp;rft.aufirst=Larry&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fxilinx-launches-alveo-u50-data-center-accelerator-card%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFComponents2019" class="citation web cs1">Components, Arne Verheyde 2019-08-07T14:56:02Z (7 August 2019). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/xilinx-alveo-u50-accelerator-card-pcie-4-hbm,40111.html">"Xilinx One-Ups Intel With PCIe 4.0 Alveo U50 Data Center Card"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Xilinx+One-Ups+Intel+With+PCIe+4.0+Alveo+U50+Data+Center+Card&amp;rft.date=2019-08-07&amp;rft.aulast=Components&amp;rft.aufirst=Arne+Verheyde+2019-08-07T14%3A56%3A02Z&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fxilinx-alveo-u50-accelerator-card-pcie-4-hbm%2C40111.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>: CS1 maint: numeric names: authors list (<a href="/wiki/Category:CS1_maint:_numeric_names:_authors_list" title="Category:CS1 maint: numeric names: authors list">link</a>)</span></span> </li> <li id="cite_note-U55C-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-U55C_60-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAbazovic" class="citation web cs1">Abazovic, Fuad. <a rel="nofollow" class="external text" href="https://www.fudzilla.com/news/ai/53888-xilinx-announces-alveo-u55c-most-powerful-accelerator-card">"Xilinx announces Alveo U55C most powerful accelerator card"</a>. <i>www.fudzilla.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 December</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.fudzilla.com&amp;rft.atitle=Xilinx+announces+Alveo+U55C+most+powerful+accelerator+card&amp;rft.aulast=Abazovic&amp;rft.aufirst=Fuad&amp;rft_id=https%3A%2F%2Fwww.fudzilla.com%2Fnews%2Fai%2F53888-xilinx-announces-alveo-u55c-most-powerful-accelerator-card&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eevblog.com/forum/chat/xilinx-sends-lawyers-after-online-educators/">"Xilinx sends lawyers after online educators"</a>. EEVblog Electronics Community Forum. 8 January 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190121010729/https://www.eevblog.com/forum/chat/xilinx-sends-lawyers-after-online-educators/">Archived</a> from the original on 2019-01-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-01-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+sends+lawyers+after+online+educators&amp;rft.pub=EEVblog+Electronics+Community+Forum&amp;rft.date=2019-01-08&amp;rft_id=https%3A%2F%2Fwww.eevblog.com%2Fforum%2Fchat%2Fxilinx-sends-lawyers-after-online-educators%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://news.ycombinator.com/item?id=18937001">"Xilinx sends lawyers after an engineer teaching FPGA programming"</a>. Hacker News. 18 January 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190120194604/https://news.ycombinator.com/item?id=18937001">Archived</a> from the original on 2019-01-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-01-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+sends+lawyers+after+an+engineer+teaching+FPGA+programming&amp;rft.pub=Hacker+News&amp;rft.date=2019-01-18&amp;rft_id=https%3A%2F%2Fnews.ycombinator.com%2Fitem%3Fid%3D18937001&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=swVuqG9-H0E">"Xilinx sends lawyers after an engineer teaching FPGA programming"</a>. <i><a href="/wiki/YouTube" title="YouTube">YouTube</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190118051700/https://www.youtube.com/watch?v=swVuqG9-H0E">Archived</a> from the original on 2019-01-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-01-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=YouTube&amp;rft.atitle=Xilinx+sends+lawyers+after+an+engineer+teaching+FPGA+programming&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DswVuqG9-H0E&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology">"EdgeBoard artificial intelligence device from Baidu based on Xilinx technology"</a>. <i>Vision Systems Design</i>. 2019-01-17. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190710184551/https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology">Archived</a> from the original on 2019-07-10<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Vision+Systems+Design&amp;rft.atitle=EdgeBoard+artificial+intelligence+device+from+Baidu+based+on+Xilinx+technology&amp;rft.date=2019-01-17&amp;rft_id=https%3A%2F%2Fwww.vision-systems.com%2Fboards-software%2Farticle%2F16748248%2Fedgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFManners2019" class="citation web cs1">Manners, David (2019-01-17). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/xilinx-power-baidu-brain-2019-01/">"Xilinx to power Baidu brain"</a>. <i>Electronics Weekly</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190710184557/https://www.electronicsweekly.com/news/business/xilinx-power-baidu-brain-2019-01/">Archived</a> from the original on 2019-07-10<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+to+power+Baidu+brain&amp;rft.date=2019-01-17&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fxilinx-power-baidu-brain-2019-01%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eenewspower.com/news/xilinx-enable-baidu-brain-edge-ai-applications">"Xilinx to enable Baidu Brain edge AI applications"</a>. <i>eeNews Power</i>. 2019-01-18. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190725150239/https://www.eenewspower.com/news/xilinx-enable-baidu-brain-edge-ai-applications">Archived</a> from the original on 2019-07-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Power&amp;rft.atitle=Xilinx+to+enable+Baidu+Brain+edge+AI+applications&amp;rft.date=2019-01-18&amp;rft_id=https%3A%2F%2Fwww.eenewspower.com%2Fnews%2Fxilinx-enable-baidu-brain-edge-ai-applications&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology">"EdgeBoard artificial intelligence device from Baidu based on Xilinx technology"</a>. <i>Vision Systems Design</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190710184551/https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology">Archived</a> from the original on 2019-07-10<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Vision+Systems+Design&amp;rft.atitle=EdgeBoard+artificial+intelligence+device+from+Baidu+based+on+Xilinx+technology&amp;rft_id=https%3A%2F%2Fwww.vision-systems.com%2Fboards-software%2Farticle%2F16748248%2Fedgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://techstockobserver.com/xilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx/">"Xilinx Technology (NASDAQ:XLNX) Announces That The Baidu Brain Edge AI Platform Will Get Powered By Xilinx"</a>. <i>Tech Stock Observer</i>. 2019-01-23. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190802145957/https://techstockobserver.com/xilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx/">Archived</a> from the original on 2019-08-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+Stock+Observer&amp;rft.atitle=Xilinx+Technology+%28NASDAQ%3AXLNX%29+Announces+That+The+Baidu+Brain+Edge+AI+Platform+Will+Get+Powered+By+Xilinx&amp;rft.date=2019-01-23&amp;rft_id=https%3A%2F%2Ftechstockobserver.com%2Fxilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAtwell" class="citation web cs1">Atwell, Cabe. <a rel="nofollow" class="external text" href="https://blog.hackster.io/baidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb">"Baidu Announces Xilinx-Based EdgeBoard for AI Applications"</a>. <i>Hackster.io</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022351/https://www.hackster.io/news/baidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hackster.io&amp;rft.atitle=Baidu+Announces+Xilinx-Based+EdgeBoard+for+AI+Applications&amp;rft.aulast=Atwell&amp;rft.aufirst=Cabe&amp;rft_id=https%3A%2F%2Fblog.hackster.io%2Fbaidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.4rfv.com/N3R6PHXBVW7J/579/xilinx-technology-to-power-baidu-brain-edge-ai-applications.htm">"Xilinx Technology to Power Baidu Brain Edge AI Applications&#160;: Xilinx&#160;: International Broadcast News"</a>. <i>www.4rfv.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022342/https://www.4rfv.com/N3R6PHXBVW7J/579/xilinx-technology-to-power-baidu-brain-edge-ai-applications.htm">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.4rfv.com&amp;rft.atitle=Xilinx+Technology+to+Power+Baidu+Brain+Edge+AI+Applications+%3A+Xilinx+%3A+International+Broadcast+News&amp;rft_id=https%3A%2F%2Fwww.4rfv.com%2FN3R6PHXBVW7J%2F579%2Fxilinx-technology-to-power-baidu-brain-edge-ai-applications.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>HPCwire</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190425183630/https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/">Archived</a> from the original on 2019-04-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>EDACafe</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022340/https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDACafe&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.edacafe.com%2Fnbc%2Farticles%2F1%2F1666597%2FXilinx-Reports-Record-Revenues-Exceeding-%243-Billion-Fiscal-2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFCutress" class="citation web cs1">Cutress, Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13988/xilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave">"Xilinx Announce New RFSoCs for 5G, Covering Sub-6 GHz and mmWave"</a>. <i>www.anandtech.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190809110224/https://www.anandtech.com/show/13988/xilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave">Archived</a> from the original on 2019-08-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Xilinx+Announce+New+RFSoCs+for+5G%2C+Covering+Sub-6+GHz+and+mmWave&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13988%2Fxilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://techstockobserver.com/xilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g/">"Xilinx, Inc.'s (NASDAQ:XLNX) New Innovative Zynq UltraScale+ RFSoC Portfolio Includes Full Sub-6 GHz Spectrum That Supports 5G"</a>. <i>Tech Stock Observer</i>. 2019-02-28. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190802151629/https://techstockobserver.com/xilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g/">Archived</a> from the original on 2019-08-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+Stock+Observer&amp;rft.atitle=Xilinx%2C+Inc.%27s+%28NASDAQ%3AXLNX%29+New+Innovative+Zynq+UltraScale%2B+RFSoC+Portfolio+Includes+Full+Sub-6+GHz+Spectrum+That+Supports+5G&amp;rft.date=2019-02-28&amp;rft_id=https%3A%2F%2Ftechstockobserver.com%2Fxilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-:0a-75"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0a_75-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0a_75-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.fiercewireless.com/wireless/xilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea">"Xilinx and Samsung enable a 5G NR commercial deployment in South Korea"</a>. <i>Fierce Wireless</i>. 7 March 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190307210525/https://www.fiercewireless.com/wireless/xilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea">Archived</a> from the original on 2019-03-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Fierce+Wireless&amp;rft.atitle=Xilinx+and+Samsung+enable+a+5G+NR+commercial+deployment+in+South+Korea&amp;rft.date=2019-03-07&amp;rft_id=https%3A%2F%2Fwww.fiercewireless.com%2Fwireless%2Fxilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-:1-76"><span class="mw-cite-backlink">^ <a href="#cite_ref-:1_76-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:1_76-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFKing2019" class="citation web cs1">King, Tierney (2019-02-25). <a rel="nofollow" class="external text" href="https://www.ecnmag.com/news/2019/02/xilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment">"Xilinx and Samsung Join Forces and Enable 5G New Radio Commercial Deployment"</a>. <i>Electronic Component News</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190226080557/https://www.ecnmag.com/news/2019/02/xilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment">Archived</a> from the original on 2019-02-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronic+Component+News&amp;rft.atitle=Xilinx+and+Samsung+Join+Forces+and+Enable+5G+New+Radio+Commercial+Deployment&amp;rft.date=2019-02-25&amp;rft.aulast=King&amp;rft.aufirst=Tierney&amp;rft_id=https%3A%2F%2Fwww.ecnmag.com%2Fnews%2F2019%2F02%2Fxilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSharma" class="citation web cs1">Sharma, Ray. <a rel="nofollow" class="external text" href="https://www.thefastmode.com/technology-solutions/14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions">"Xilinx, Samsung to Develop and Deploy 5G Massive MIMO and mmWave Solutions"</a>. <i>www.thefastmode.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022340/https://www.thefastmode.com/technology-solutions/14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.thefastmode.com&amp;rft.atitle=Xilinx%2C+Samsung+to+Develop+and+Deploy+5G+Massive+MIMO+and+mmWave+Solutions&amp;rft.aulast=Sharma&amp;rft.aufirst=Ray&amp;rft_id=https%3A%2F%2Fwww.thefastmode.com%2Ftechnology-solutions%2F14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eenewsanalog.com/news/xilinx-introduces-hdmi-21-ip-subsystem">"Xilinx introduces HDMI 2.1 IP subsystem"</a>. <i>eeNews Analog</i>. 2019-02-05. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190626170829/https://www.eenewsanalog.com/news/xilinx-introduces-hdmi-21-ip-subsystem">Archived</a> from the original on 2019-06-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Analog&amp;rft.atitle=Xilinx+introduces+HDMI+2.1+IP+subsystem&amp;rft.date=2019-02-05&amp;rft_id=https%3A%2F%2Fwww.eenewsanalog.com%2Fnews%2Fxilinx-introduces-hdmi-21-ip-subsystem&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.digitalsignagetoday.com/news/xilinx-unveils-hdmi-21-ip-subsystem-for-8k-video/">"Xilinx unveils HDMI 2.1 IP subsystem for 8K video"</a>. <i>www.digitalsignagetoday.com</i>. 2019-02-11. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190626173830/https://www.digitalsignagetoday.com/news/xilinx-unveils-hdmi-21-ip-subsystem-for-8k-video/">Archived</a> from the original on 2019-06-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.digitalsignagetoday.com&amp;rft.atitle=Xilinx+unveils+HDMI+2.1+IP+subsystem+for+8K+video&amp;rft.date=2019-02-11&amp;rft_id=https%3A%2F%2Fwww.digitalsignagetoday.com%2Fnews%2Fxilinx-unveils-hdmi-21-ip-subsystem-for-8k-video%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-electronics360.globalspec.com-80"><span class="mw-cite-backlink">^ <a href="#cite_ref-electronics360.globalspec.com_80-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-electronics360.globalspec.com_80-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://electronics360.globalspec.com/article/13677/xilinx-to-buy-network-interface-card-vendor-solarflare">"Xilinx to buy network interface card vendor Solarflare"</a>. <i>Electronics 360</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190529174631/https://electronics360.globalspec.com/article/13677/xilinx-to-buy-network-interface-card-vendor-solarflare">Archived</a> from the original on 2019-05-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+360&amp;rft.atitle=Xilinx+to+buy+network+interface+card+vendor+Solarflare&amp;rft_id=https%3A%2F%2Felectronics360.globalspec.com%2Farticle%2F13677%2Fxilinx-to-buy-network-interface-card-vendor-solarflare&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-Xilinx_to_Acquire_Solarflare-81"><span class="mw-cite-backlink">^ <a href="#cite_ref-Xilinx_to_Acquire_Solarflare_81-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Xilinx_to_Acquire_Solarflare_81-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/">"Xilinx to Acquire Solarflare"</a>. <i>HPCwire</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190425184051/https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/">Archived</a> from the original on 2019-04-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+to+Acquire+Solarflare&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-to-acquire-solarflare%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFManners2019" class="citation web cs1">Manners, David (2019-04-25). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/xilinx-buys-solarflare-2019-04/">"Xilinx buys Solarflare"</a>. <i>Electronics Weekly</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190529174633/https://www.electronicsweekly.com/news/business/xilinx-buys-solarflare-2019-04/">Archived</a> from the original on 2019-05-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+buys+Solarflare&amp;rft.date=2019-04-25&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fxilinx-buys-solarflare-2019-04%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/">"Xilinx to Acquire Solarflare"</a>. <i>HPCwire</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190425184051/https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/">Archived</a> from the original on 2019-04-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+to+Acquire+Solarflare&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-to-acquire-solarflare%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMcGrath" class="citation web cs1">McGrath, Dylan. <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1334613#">"Xilinx to Buy Networking Technology Firm Solarflare"</a>. <i>EE Times</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190802185804/https://www.eetimes.com/document.asp?doc_id=1334613">Archived</a> from the original on 2019-08-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Xilinx+to+Buy+Networking+Technology+Firm+Solarflare&amp;rft.aulast=McGrath&amp;rft.aufirst=Dylan&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1334613%23&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFManners2019" class="citation web cs1">Manners, David (2019-08-22). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/xilinx-claims-worlds-largest-fpga-2019-08/">"Xilinx claims world's largest FPGA"</a>. <i>Electronics Weekly</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190920135959/https://www.electronicsweekly.com/news/business/xilinx-claims-worlds-largest-fpga-2019-08/">Archived</a> from the original on 2019-09-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+claims+world%27s+largest+FPGA&amp;rft.date=2019-08-22&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fxilinx-claims-worlds-largest-fpga-2019-08%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFCutress" class="citation web cs1">Cutress, Dr Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14798/xilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells">"Xilinx Announces World Largest FPGA: Virtex Ultrascale+ VU19P with 9m Cells"</a>. <i>www.anandtech.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190913210759/https://www.anandtech.com/show/14798/xilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells">Archived</a> from the original on 2019-09-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Xilinx+Announces+World+Largest+FPGA%3A+Virtex+Ultrascale%2B+VU19P+with+9m+Cells&amp;rft.aulast=Cutress&amp;rft.aufirst=Dr+Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14798%2Fxilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.allaboutcircuits.com/news/xilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p/">"Xilinx Claims Title of "World's Largest FPGA" with New VU19P"</a>. <i>www.allaboutcircuits.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190920135958/https://www.allaboutcircuits.com/news/xilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p/">Archived</a> from the original on 2019-09-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=www.allaboutcircuits.com&amp;rft.atitle=Xilinx+Claims+Title+of+%22World%27s+Largest+FPGA%22+with+New+VU19P&amp;rft_id=https%3A%2F%2Fwww.allaboutcircuits.com%2Fnews%2Fxilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFTakashi2019" class="citation web cs1">Takashi, Dean (2019-06-18). <a rel="nofollow" class="external text" href="https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">"Xilinx ships first Versal ACAP chips that adapt to AI programs"</a>. <i>Venture Beat</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200521204130/https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">Archived</a> from the original on 2020-05-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-02-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Venture+Beat&amp;rft.atitle=Xilinx+ships+first+Versal+ACAP+chips+that+adapt+to+AI+programs&amp;rft.date=2019-06-18&amp;rft.aulast=Takashi&amp;rft.aufirst=Dean&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2019%2F06%2F18%2Fxilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">"Xilinx ships first Versal ACAP chips that adapt to AI programs"</a>. <i>VentureBeat</i>. 2019-06-18. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200521204130/https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">Archived</a> from the original on 2020-05-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-03-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VentureBeat&amp;rft.atitle=Xilinx+ships+first+Versal+ACAP+chips+that+adapt+to+AI+programs&amp;rft.date=2019-06-18&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2019%2F06%2F18%2Fxilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFDignan" class="citation web cs1">Dignan, Larry. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/xilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform/">"Xilinx ships its Versal AI Core, Versal Prime, key parts of its adaptive compute acceleration platform"</a>. <i>ZDNet</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200806160903/https://www.zdnet.com/article/xilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform/">Archived</a> from the original on 2020-08-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-03-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Xilinx+ships+its+Versal+AI+Core%2C+Versal+Prime%2C+key+parts+of+its+adaptive+compute+acceleration+platform&amp;rft.aulast=Dignan&amp;rft.aufirst=Larry&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fxilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAltavilla" class="citation web cs1">Altavilla, Dave. <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/davealtavilla/2019/10/01/xilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines/">"Xilinx Unveils Vitis, Breakthrough Open-Source Design Software For Adaptable Processing Engines"</a>. <i>Forbes</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191029175220/https://www.forbes.com/sites/davealtavilla/2019/10/01/xilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines/">Archived</a> from the original on 2019-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=Xilinx+Unveils+Vitis%2C+Breakthrough+Open-Source+Design+Software+For+Adaptable+Processing+Engines&amp;rft.aulast=Altavilla&amp;rft.aufirst=Dave&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Fdavealtavilla%2F2019%2F10%2F01%2Fxilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.semiaccurate.com/2019/10/07/xilinx-updates-their-tool-suite-with-vitis/">"Xilinx updates their tool suite with Vitis"</a>. <i>SemiAccurate</i>. 2019-10-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SemiAccurate&amp;rft.atitle=Xilinx+updates+their+tool+suite+with+Vitis&amp;rft.date=2019-10-07&amp;rft_id=https%3A%2F%2Fwww.semiaccurate.com%2F2019%2F10%2F07%2Fxilinx-updates-their-tool-suite-with-vitis%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.convergedigest.com/2019/10/xilinx-intros-unified-software-platform.html">"Xilinx intros Unified Software Platform for developers"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191029175221/https://www.convergedigest.com/2019/10/xilinx-intros-unified-software-platform.html">Archived</a> from the original on 2019-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+intros+Unified+Software+Platform+for+developers&amp;rft_id=https%3A%2F%2Fwww.convergedigest.com%2F2019%2F10%2Fxilinx-intros-unified-software-platform.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>HPCwire</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190425183630/https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/">Archived</a> from the original on 2019-04-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>EDACafe</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022342/https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDACafe&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.edacafe.com%2Fnbc%2Farticles%2F1%2F1666597%2FXilinx-Reports-Record-Revenues-Exceeding-%243-Billion-Fiscal-2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAbazovic" class="citation web cs1">Abazovic, Fuad. <a rel="nofollow" class="external text" href="https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019">"Xilinx made $3.06 billion in 2019"</a>. <i>www.fudzilla.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190517150528/https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019">Archived</a> from the original on 2019-05-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.fudzilla.com&amp;rft.atitle=Xilinx+made+%243.06+billion+in+2019&amp;rft.aulast=Abazovic&amp;rft.aufirst=Fuad&amp;rft_id=https%3A%2F%2Fwww.fudzilla.com%2Fnews%2Fmemory-and-storage%2F48606-xilinx-thrived-to-3-06b-in-fy2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAbazovic" class="citation web cs1">Abazovic, Fuad. <a rel="nofollow" class="external text" href="https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019">"Xilinx made $3.06 billion in 2019"</a>. <i>www.fudzilla.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190517150528/https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019">Archived</a> from the original on 2019-05-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.fudzilla.com&amp;rft.atitle=Xilinx+made+%243.06+billion+in+2019&amp;rft.aulast=Abazovic&amp;rft.aufirst=Fuad&amp;rft_id=https%3A%2F%2Fwww.fudzilla.com%2Fnews%2Fmemory-and-storage%2F48606-xilinx-thrived-to-3-06b-in-fy2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFNellis2020" class="citation news cs1">Nellis, Stephen (2020-08-20). <a rel="nofollow" class="external text" href="https://www.reuters.com/article/us-xilinx-subaru-idUSKCN25G05V">"Subaru taps Xilinx for key chip in driver-assistance system"</a>. <i>Reuters</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201001230425/https://www.reuters.com/article/us-xilinx-subaru-idUSKCN25G05V">Archived</a> from the original on 2020-10-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-09-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Reuters&amp;rft.atitle=Subaru+taps+Xilinx+for+key+chip+in+driver-assistance+system&amp;rft.date=2020-08-20&amp;rft.aulast=Nellis&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.reuters.com%2Farticle%2Fus-xilinx-subaru-idUSKCN25G05V&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.lightreading.com/open-ran/open-ran-connects-xilinx-with-network-operators/d/d-id/763871">"Open RAN connects Xilinx with network operators"</a>. <i>Light Reading</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200919082350/https://www.lightreading.com/open-ran/open-ran-connects-xilinx-with-network-operators/d/d-id/763871">Archived</a> from the original on 2020-09-19<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-09-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Light+Reading&amp;rft.atitle=Open+RAN+connects+Xilinx+with+network+operators&amp;rft_id=https%3A%2F%2Fwww.lightreading.com%2Fopen-ran%2Fopen-ran-connects-xilinx-with-network-operators%2Fd%2Fd-id%2F763871&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFLombardo2020" class="citation news cs1">Lombardo, Cara (October 27, 2020). <a rel="nofollow" class="external text" href="https://www.nytimes.com/2020/10/27/technology/amd-xilinx-35-billion-stock-deal.html">"AMD Agrees to Buy Xilinx for $35 Billion in Stock"</a>. <i><a href="/wiki/The_New_York_Times" title="The New York Times">The New York Times</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 27,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+New+York+Times&amp;rft.atitle=AMD+Agrees+to+Buy+Xilinx+for+%2435+Billion+in+Stock&amp;rft.date=2020-10-27&amp;rft.aulast=Lombardo&amp;rft.aufirst=Cara&amp;rft_id=https%3A%2F%2Fwww.nytimes.com%2F2020%2F10%2F27%2Ftechnology%2Famd-xilinx-35-billion-stock-deal.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2021/amd-and-xilinx-stockholders-overwhelmingly-approve-amd-s-acquisition-of-xilinx.html">"AMD and Xilinx Stockholders Overwhelmingly Approve AMD's Acquisition of Xilinx"</a>. <i>Xilinx</i>. 2021-04-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-05-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Xilinx&amp;rft.atitle=AMD+and+Xilinx+Stockholders+Overwhelmingly+Approve+AMD%27s+Acquisition+of+Xilinx&amp;rft.date=2021-04-07&amp;rft_id=https%3A%2F%2Fwww.xilinx.com%2Fnews%2Fpress%2F2021%2Famd-and-xilinx-stockholders-overwhelmingly-approve-amd-s-acquisition-of-xilinx.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.amd.com/en/press-releases/2022-02-14-amd-completes-acquisition-xilinx">"AMD Completes Acquisition of Xilinx"</a>. <i>AMD</i>. February 14, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD&amp;rft.atitle=AMD+Completes+Acquisition+of+Xilinx&amp;rft.date=2022-02-14&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fen%2Fpress-releases%2F2022-02-14-amd-completes-acquisition-xilinx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eejournal.com/article/advancing-hls-adoption-xilinx-silexica-falcon/">"Advancing HLS Adoption – Xilinx, Silexica, Falcon"</a>. <i>EEJournal</i>. 2020-12-15<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-12-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EEJournal&amp;rft.atitle=Advancing+HLS+Adoption+%E2%80%93+Xilinx%2C+Silexica%2C+Falcon&amp;rft.date=2020-12-15&amp;rft_id=https%3A%2F%2Fwww.eejournal.com%2Farticle%2Fadvancing-hls-adoption-xilinx-silexica-falcon%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.reuters.com/technology/xilinx-mavenir-partner-boost-open-5g-network-capacity-2021-04-13/">"Xilinx, Mavenir partner to boost open 5G network capacity"</a>. <i>Reuters</i>. 2021-04-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-05-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Reuters&amp;rft.atitle=Xilinx%2C+Mavenir+partner+to+boost+open+5G+network+capacity&amp;rft.date=2021-04-13&amp;rft_id=https%3A%2F%2Fwww.reuters.com%2Ftechnology%2Fxilinx-mavenir-partner-boost-open-5g-network-capacity-2021-04-13%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eejournal.com/article/xilinx-introduces-kria-soms/">"Xilinx Introduces Kria SoMs"</a>. <i>EEJournal</i>. 2021-04-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-05-27</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EEJournal&amp;rft.atitle=Xilinx+Introduces+Kria+SoMs&amp;rft.date=2021-04-20&amp;rft_id=https%3A%2F%2Fwww.eejournal.com%2Farticle%2Fxilinx-introduces-kria-soms%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFHayes2021" class="citation web cs1">Hayes, Caroline (2021-06-15). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/design/eda-and-ip/xilinx-acquires-silexica-c-c-tools-2021-06/">"Xilinx acquires Silexica and its C/C++ tools"</a>. <i>Electronics Weekly</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2021-07-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+acquires+Silexica+and+its+C%2FC%2B%2B+tools&amp;rft.date=2021-06-15&amp;rft.aulast=Hayes&amp;rft.aufirst=Caroline&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fdesign%2Feda-and-ip%2Fxilinx-acquires-silexica-c-c-tools-2021-06%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p20-26_66_F_XiASIM1.pdf">Building Automotive Driver Assistance System Algorithms with Xilinx FPGA platforms</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150948/http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p20-26_66_F_XiASIM1.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October, 2008. Retrieved January 28, 2009.</span> </li> <li id="cite_note-108"><span class="mw-cite-backlink"><b><a href="#cite_ref-108">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p22-26_65_XIAD.pdf">Taking Designs to New Heights with Space-Grade Virtex-4QV FPGAs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150956/http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p22-26_65_XIAD.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." July, 2008. Retrieved January 28, 2009.</span> </li> <li id="cite_note-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-109">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://cde.cerosmedia.com/1R4975d4df9f378012.cde">A Flexible Platform for Satellite-Based High-Performance Computing</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090202064610/http://cde.cerosmedia.com/1R4975d4df9f378012.cde">Archived</a> 2009-02-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>". January 2009 p 22. Retrieved January 28, 2009.</span> </li> <li id="cite_note-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-110">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://cde.cerosmedia.com/1R4975d4df9f378012.cde">Virtex-5 Powers Reconfigurable Rugged PC</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090202064610/http://cde.cerosmedia.com/1R4975d4df9f378012.cde">Archived</a> 2009-02-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." January 2009 p28. Retrieved January 28, 2009.</span> </li> <li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p18-21_65_F_ASIM.pdf">Exploring and Prototyping Designs for Biomedical Applications</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150949/http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p18-21_65_F_ASIM.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." July 2008. Retrieved January 28, 2009.</span> </li> <li id="cite_note-112"><span class="mw-cite-backlink"><b><a href="#cite_ref-112">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p28-32_66_F_XiAISM2.pdf">Security Video Analytics on Xilinx Spartan-3A DSP</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150947/http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p28-32_66_F_XiAISM2.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 2008. Retrieved January 28, 2009.</span> </li> <li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p34-39_66_F_XiWild.pdf">A/V Monitoring System Rides Virtex-5</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150958/http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p34-39_66_F_XiWild.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 2008. Retrieved January 28, 2009.</span> </li> <li id="cite_note-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-114">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p28_31_65_F_XiWild.pdf">CERN Scientists Use Virtex-4 FPGAs for Big Bang Research</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150946/http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p28_31_65_F_XiWild.pdf">Archived</a> March 27, 2009, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." July 2008. Retrieved January 28, 2009.</span> </li> <li id="cite_note-Kleiman-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-Kleiman_115-0">^</a></b></span> <span class="reference-text">By Michael Kleinman, US Airforce News. “<a rel="nofollow" class="external text" href="https://archive.today/20121212212426/http://www.af.mil/news/story.asp?storyID=123222935">New computer chip cuts costs, adds efficiency to space systems.</a>” September 21, 2010. Retrieved September 23, 2010.</span> </li> <li id="cite_note-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-116">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/data_sheets/ds083.pdf">"Virtex-II Pro Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150952/http://www.xilinx.com/support/documentation/data_sheets/ds083.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2009-03-27<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-01-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Virtex-II+Pro+Datasheet&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fsupport%2Fdocumentation%2Fdata_sheets%2Fds083.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-eweekly-117"><span class="mw-cite-backlink">^ <a href="#cite_ref-eweekly_117-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eweekly_117-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/data_sheets/ds112.pdf">"Virtex-4 Family Overview"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090206003430/http://www.xilinx.com/support/documentation/data_sheets/ds112.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2009-02-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-01-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Virtex-4+Family+Overview&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fsupport%2Fdocumentation%2Fdata_sheets%2Fds112.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text">Richard Wilson, ElectronicsWeekly.com, "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/2009/02/02/45377/xilinx-repositions-fpgas-with-soc-move.htm">Xilinx repositions FPGAs with SoC move</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022347/https://www.electronicsweekly.com/news/products/">Archived</a> 2020-10-11 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 2, 2009. Retrieved on February 2, 2009.</span> </li> <li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text">EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/electronics-products/other/4375467/The-Vivado-Design-Suite-accelerates-programmable-systems-integration-by-up-to-4X">The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116054344/http://www.edn.com/electronics-products/other/4375467/The-Vivado-Design-Suite-accelerates-programmable-systems-integration-by-up-to-4X">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Jun 15, 2012. Retrieved Jun 25, 2013.</span> </li> <li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text">Clive Maxfield, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4403821/WebPACK-edition-of-Xilinx-Vivado-Design-Suite-now-available">WebPACK edition of Xilinx Vivado Design Suite now available</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130211010306/http://eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4403821/WebPACK-edition-of-Xilinx-Vivado-Design-Suite-now-available">Archived</a> 2013-02-11 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Dec 20, 2012. Retrieved Jun 25, 2013.</span> </li> <li id="cite_note-cheung-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-cheung_121-0">^</a></b></span> <span class="reference-text">Ken Cheung, EDA Geek. “<a rel="nofollow" class="external text" href="http://edageek.com/2007/03/26/xilinx-edk/">Xilinx Rolls Out Embedded Development Kit 9.li</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150320135455/http://edageek.com/2007/03/26/xilinx-edk/">Archived</a> 2015-03-20 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” March 26, 2007. Retrieved June 10, 2010.</span> </li> <li id="cite_note-EETimesApril27-122"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimesApril27_122-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimesApril27_122-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimesApril27_122-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EETimesApril27_122-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EETimesApril27_122-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Rich Nass, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/processors/4115523/Xilinx-puts-ARM-core-into-its-FPGAs">Xilinx puts ARM core into its FPGAs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101123194443/http://www.eetimes.com/electronics-products/processors/4115523/Xilinx-puts-ARM-core-into-its-FPGAs">Archived</a> 2010-11-23 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." April 27, 2010. Retrieved February 14, 2011.</span> </li> <li id="cite_note-DesignReuseMay3-123"><span class="mw-cite-backlink">^ <a href="#cite_ref-DesignReuseMay3_123-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_123-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_123-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_123-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_123-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Steve Leibson, Design-Reuse. "<a rel="nofollow" class="external text" href="http://www.design-reuse.com/industryexpertblogs/23302/xilinx-arm-based-extensible-processing-platform.html">Xilinx redefines the high-end microcontroller with its ARM-based Extensible Processing Platform - Part 1</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110709014357/http://www.design-reuse.com/industryexpertblogs/23302/xilinx-arm-based-extensible-processing-platform.html">Archived</a> 2011-07-09 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 3, 2010. Retrieved February 15, 2011.</span> </li> <li id="cite_note-EETimesApril28-124"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimesApril28_124-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimesApril28_124-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimesApril28_124-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EETimesApril28_124-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">Toni McConnel, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/processors/4115537/ESC--Xilinx-Extensible-Processing-Platform-combines-best-of-serial-and-parallel-processing">Xilinx Extensible Processing Platform combines best of serial and parallel processing</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111024163351/http://www.eetimes.com/electronics-products/processors/4115537/ESC--Xilinx-Extensible-Processing-Platform-combines-best-of-serial-and-parallel-processing">Archived</a> 2011-10-24 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." April 28, 2010. Retrieved February 14, 2011.</span> </li> <li id="cite_note-FPGABlogApril27-125"><span class="mw-cite-backlink">^ <a href="#cite_ref-FPGABlogApril27_125-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_125-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_125-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_125-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">Ken Cheung, FPGA Blog. "<a rel="nofollow" class="external text" href="http://fpgablog.com/posts/arm-cortex-mpcore/">Xilinx Extensible Processing Platform for Embedded Systems</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150108233522/http://fpgablog.com/posts/arm-cortex-mpcore/">Archived</a> 2015-01-08 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." April 27, 2010. Retrieved February 14, 2011.</span> </li> <li id="cite_note-EETimesMarch1-126"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimesMarch1_126-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_126-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_126-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_126-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_126-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Colin Holland, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4213637/Xilinx-provides-first-product-details-for-EPP-ARM-based-devices">Xilinx provides details on ARM-based devices</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111225132754/http://www.eetimes.com/electronics-news/4213637/Xilinx-provides-first-product-details-for-EPP-ARM-based-devices">Archived</a> 2011-12-25 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." March 1, 2011. Retrieved March 1, 2011.</span> </li> <li id="cite_note-EmbeddedWorldMarch1-127"><span class="mw-cite-backlink">^ <a href="#cite_ref-EmbeddedWorldMarch1_127-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_127-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_127-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_127-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_127-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Laura Hopperton, Newelectronics. "<a rel="nofollow" class="external text" href="http://www.newelectronics.co.uk/electronics-news/embedded-world-xilinx-introduces-industrys-first-extensible-processing-platform/31861/">Embedded world: Xilinx introduces 'industry's first' extensible processing platform</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171207013158/http://www.newelectronics.co.uk/electronics-news/embedded-world-xilinx-introduces-industrys-first-extensible-processing-platform/31861/">Archived</a> 2017-12-07 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." March 1, 2011. Retrieved March 1, 2011.</span> </li> <li id="cite_note-ednEurope-128"><span class="mw-cite-backlink">^ <a href="#cite_ref-ednEurope_128-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ednEurope_128-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">EDN Europe. "<a rel="nofollow" class="external text" href="http://www.edn-europe.com/xilinxadoptsstackeddie3dpackaging+article+4461+Europe.html">Xilinx adopts stacked-die 3D packaging</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110219182606/http://www.edn-europe.com/xilinxadoptsstackeddie3dpackaging+article+4461+Europe.html">Archived</a> February 19, 2011, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." November 1, 2010. Retrieved May 12, 2011.</span> </li> <li id="cite_note-lawrence-129"><span class="mw-cite-backlink">^ <a href="#cite_ref-lawrence_129-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lawrence_129-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFLawrence_Latif2010" class="citation web cs1">Lawrence Latif (October 27, 2010). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111121043259/http://www.theinquirer.net/inquirer/news/1811460/fpga-manufacturer-claims-beat-moores-law">"FPGA manufacturer claims to beat Moore's Law"</a>. <i><a href="/wiki/The_Inquirer" title="The Inquirer">The Inquirer</a></i>. Archived from the original on 2011-11-21.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Inquirer&amp;rft.atitle=FPGA+manufacturer+claims+to+beat+Moore%27s+Law&amp;rft.date=2010-10-27&amp;rft.au=Lawrence+Latif&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1811460%2Ffpga-manufacturer-claims-beat-moores-law&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>: CS1 maint: unfit URL (<a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">link</a>)</span></span> </li> <li id="cite_note-130"><span class="mw-cite-backlink"><b><a href="#cite_ref-130">^</a></b></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-blogs/other/4210170/Xilinx-multi-FPGA-provides-mega-boost-re-capacity--performance--and-power-efficiency-">Xilinx multi-FPGA provides mega-boost re capacity, performance, and power efficiency!</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101031130715/http://www.eetimes.com/electronics-blogs/other/4210170/Xilinx-multi-FPGA-provides-mega-boost-re-capacity--performance--and-power-efficiency-">Archived</a> 2010-10-31 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 27, 2010. Retrieved May 12, 2011.</span> </li> <li id="cite_note-don1025-131"><span class="mw-cite-backlink">^ <a href="#cite_ref-don1025_131-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-don1025_131-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Don Clark, The Wall Street Journal. "<a rel="nofollow" class="external text" href="https://blogs.wsj.com/digits/2011/10/25/xilinx-says-four-chips-act-like-one-giant/?KEYWORDS=Xilinx">Xilinx Says Four Chips Act Like One Giant</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180612143245/https://blogs.wsj.com/digits/2011/10/25/xilinx-says-four-chips-act-like-one-giant/?KEYWORDS=Xilinx">Archived</a> 2018-06-12 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 25, 2011. Retrieved November 18, 2011.</span> </li> <li id="cite_note-clive1025-132"><span class="mw-cite-backlink">^ <a href="#cite_ref-clive1025_132-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-clive1025_132-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4230048/Xilinx-announces-world-s-highest-capacity-FPGA">Xilinx tips world’s highest capacity FPGA</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111127172525/http://www.eetimes.com/electronics-news/4230048/Xilinx-announces-world-s-highest-capacity-FPGA">Archived</a> 2011-11-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 25, 2011. Retrieved November 18, 2011.</span> </li> <li id="cite_note-david1025-133"><span class="mw-cite-backlink">^ <a href="#cite_ref-david1025_133-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-david1025_133-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">David Manners, Electronics Weekly. "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/25/10/2011/52110/xilinx-launches-20m-asic-gate-stacked-silicon-fpga.htm">Xilinx launches 20m ASIC gate stacked silicon FPGA</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116054207/http://www.electronicsweekly.com/Articles/25/10/2011/52110/xilinx-launches-20m-asic-gate-stacked-silicon-fpga.htm">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 25, 2011. Retrieved November 18, 2011.</span> </li> <li id="cite_note-scieng1026-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-scieng1026_134-0">^</a></b></span> <span class="reference-text">Tim Pietruck, SciEngines GmbH. "<a rel="nofollow" class="external autonumber" href="http://www.sciengines.com/company/news-a-events.html">[2]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111218192558/http://www.sciengines.com/company/news-a-events.html">Archived</a> 2011-12-18 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." December 21, 2011 - RIVYERA-V7 2000T FPGA computer with the newest and largest Xilinx Virtex-7</span> </li> <li id="cite_note-135"><span class="mw-cite-backlink"><b><a href="#cite_ref-135">^</a></b></span> <span class="reference-text">Tiernan Ray, Barrons. "<a rel="nofollow" class="external text" href="http://blogs.barrons.com/techtraderdaily/2012/05/30/xilinx-3-d-chip-a-route-to-more-complex-semiconductors./">Xilinx: 3-D Chip a Route to More Complex Semiconductors</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150927033455/http://blogs.barrons.com/techtraderdaily/2012/05/30/xilinx-3-d-chip-a-route-to-more-complex-semiconductors./">Archived</a> 2015-09-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 30, 2012. Retrieved Jan 9, 2013.</span> </li> <li id="cite_note-136"><span class="mw-cite-backlink"><b><a href="#cite_ref-136">^</a></b></span> <span class="reference-text">Loring Wirbel, EDN. "<a rel="nofollow" class="external text" href="http://www.fpgagurus.edn.com/blog/fpga-gurus-blog/xilinx-virtex-7-ht-devices-use-3d-stacking-high-end-communication-edge">Xilinx Virtex-7 HT devices use 3D stacking for a high-end communication edge</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116054218/http://www.fpgagurus.edn.com/blog/fpga-gurus-blog/xilinx-virtex-7-ht-devices-use-3d-stacking-high-end-communication-edge">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 30, 2012. Retrieved Jan 9, 2013.</span> </li> <li id="cite_note-EETimesJan31-137"><span class="mw-cite-backlink"><b><a href="#cite_ref-EETimesJan31_137-0">^</a></b></span> <span class="reference-text">Dylan McGrath, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4212668/Xilinx-buys-high-level-synthesis-EDA-vendor">Xilinx buys high-level synthesis EDA vendor</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111017170928/http://www.eetimes.com/electronics-news/4212668/Xilinx-buys-high-level-synthesis-EDA-vendor">Archived</a> 2011-10-17 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." January 31, 2011. Retrieved February 15, 2011.</span> </li> <li id="cite_note-ElectronicsWeelyJan31-138"><span class="mw-cite-backlink"><b><a href="#cite_ref-ElectronicsWeelyJan31_138-0">^</a></b></span> <span class="reference-text">Richard Wilson, ElectronicsWeekly.com. "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/2011/01/31/50386/xilinx-acquires-esl-firm-to-make-fpgas-easier-to-use.htm">Xilinx acquires ESL firm to make FPGAs easier to use</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110710181038/http://www.electronicsweekly.com/Articles/2011/01/31/50386/xilinx-acquires-esl-firm-to-make-fpgas-easier-to-use.htm">Archived</a> 2011-07-10 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." January 31, 2011. Retrieved February 15, 2011.</span> </li> <li id="cite_note-139"><span class="mw-cite-backlink"><b><a href="#cite_ref-139">^</a></b></span> <span class="reference-text">Brian Bailey, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software">Second generation for FPGA software</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116073612/http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Apr 25, 2012. Retrieved Jan 3, 2013.</span> </li> <li id="cite_note-EDN15Jun2012-140"><span class="mw-cite-backlink">^ <a href="#cite_ref-EDN15Jun2012_140-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EDN15Jun2012_140-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EDN15Jun2012_140-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/electronics-products/other/4375467/The-Vivado-Design-Suite-accelerates-programmable-systems-integration-by-up-to-4X">The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116054344/http://www.edn.com/electronics-products/other/4375467/The-Vivado-Design-Suite-accelerates-programmable-systems-integration-by-up-to-4X">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Jun 15, 2012. Retrieved Jan 3, 2013.</span> </li> <li id="cite_note-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-141">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://forums.xilinx.com/t5/Xilinx-Xclusive-Blog/Buffer-Be-Gone-Xilinx-Acquires-NGCodec-to-Deliver-High-Quality/ba-p/990357">"Buffer Be Gone! Xilinx Acquires NGCodec to Deliver High-Quality, Efficient Cloud Video Encoding"</a>. <i>forums.xilinx.com</i>. 2019-07-01. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190702110951/https://forums.xilinx.com/t5/Xilinx-Xclusive-Blog/Buffer-Be-Gone-Xilinx-Acquires-NGCodec-to-Deliver-High-Quality/ba-p/990357">Archived</a> from the original on 2019-07-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=forums.xilinx.com&amp;rft.atitle=Buffer+Be+Gone%21+Xilinx+Acquires+NGCodec+to+Deliver+High-Quality%2C+Efficient+Cloud+Video+Encoding&amp;rft.date=2019-07-01&amp;rft_id=https%3A%2F%2Fforums.xilinx.com%2Ft5%2FXilinx-Xclusive-Blog%2FBuffer-Be-Gone-Xilinx-Acquires-NGCodec-to-Deliver-High-Quality%2Fba-p%2F990357&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-142">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ngcodec.com/">"NGCodec"</a>. <i>NGCodec</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190701182423/https://ngcodec.com/">Archived</a> from the original on 2019-07-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NGCodec&amp;rft.atitle=NGCodec&amp;rft_id=https%3A%2F%2Fngcodec.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-:5-143"><span class="mw-cite-backlink">^ <a href="#cite_ref-:5_143-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:5_143-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-:5_143-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.newelectronics.co.uk/electronics-news/xilinx-to-establish-adaptive-compute-research-clusters/226811/">"Xilinx to establish adaptive compute research clusters"</a>. <i>NewsElectronics</i>. 5 June 2020. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200609154751/https://www.newelectronics.co.uk/electronics-news/xilinx-to-establish-adaptive-compute-research-clusters/226811/">Archived</a> from the original on 2020-06-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-06-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NewsElectronics&amp;rft.atitle=Xilinx+to+establish+adaptive+compute+research+clusters&amp;rft.date=2020-06-05&amp;rft_id=https%3A%2F%2Fwww.newelectronics.co.uk%2Felectronics-news%2Fxilinx-to-establish-adaptive-compute-research-clusters%2F226811%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBrueckner2020" class="citation web cs1">Brueckner, Rich (2020-05-05). <a rel="nofollow" class="external text" href="https://insidehpc.com/2020/05/xilinx-establishes-fpga-adaptive-compute-clusters-at-leading-universities/">"Xilinx Establishes FPGA Adaptive Compute Clusters at Leading Universities"</a>. <i>insideHPC</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200626140054/https://insidehpc.com/2020/05/xilinx-establishes-fpga-adaptive-compute-clusters-at-leading-universities/">Archived</a> from the original on 2020-06-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-06-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=insideHPC&amp;rft.atitle=Xilinx+Establishes+FPGA+Adaptive+Compute+Clusters+at+Leading+Universities&amp;rft.date=2020-05-05&amp;rft.aulast=Brueckner&amp;rft.aufirst=Rich&amp;rft_id=https%3A%2F%2Finsidehpc.com%2F2020%2F05%2Fxilinx-establishes-fpga-adaptive-compute-clusters-at-leading-universities%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-145"><span class="mw-cite-backlink"><b><a href="#cite_ref-145">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eenewsembedded.com/news/xilinx-forms-university-adaptive-compute-research-clusters">"Xilinx forms university adaptive compute research clusters"</a>. <i>eeNews Embedded</i>. 2020-05-06. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200618153831/https://www.eenewsembedded.com/news/xilinx-forms-university-adaptive-compute-research-clusters">Archived</a> from the original on 2020-06-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-06-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Embedded&amp;rft.atitle=Xilinx+forms+university+adaptive+compute+research+clusters&amp;rft.date=2020-05-06&amp;rft_id=https%3A%2F%2Fwww.eenewsembedded.com%2Fnews%2Fxilinx-forms-university-adaptive-compute-research-clusters&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-Brown-146"><span class="mw-cite-backlink"><b><a href="#cite_ref-Brown_146-0">^</a></b></span> <span class="reference-text">Stephen Brown and Johnathan Rose, University of Toronto. “<a rel="nofollow" class="external text" href="http://www.eecg.toronto.edu/~jayar/pubs/brown/survey.pdf">Architecture of FPGAs and CPLDs: A Tutorial</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100709205713/http://www.eecg.toronto.edu/~jayar/pubs/brown/survey.pdf">Archived</a> 2010-07-09 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” Retrieved June 10, 2010.</span> </li> <li id="cite_note-EET-147"><span class="mw-cite-backlink">^ <a href="#cite_ref-EET_147-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EET_147-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EET_147-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EET_147-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EET_147-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><a href="/wiki/EE_Times" title="EE Times">EE Times</a>. “<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/fpga-pld-products/4200530/Xilinx-to-offer-three-classes-of-FPGAs-at-28-nm">Xilinx to offer three classes of FPGAs at 28-nm</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101123194437/http://www.eetimes.com/electronics-products/fpga-pld-products/4200530/Xilinx-to-offer-three-classes-of-FPGAs-at-28-nm">Archived</a> 2010-11-23 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” June 21, 2010. Retrieved September 23, 2010.</span> </li> <li id="cite_note-Morris-148"><span class="mw-cite-backlink">^ <a href="#cite_ref-Morris_148-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Morris_148-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Morris_148-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Morris_148-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">Kevin Morris, FPGA Journal. “<a rel="nofollow" class="external text" href="http://www.techfocusmedia.net/fpgajournal/feature_articles/20100622-virtex/">Veni! Vidi! Virtex! (and Kintex and Artix Too)</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101123043600/http://www.techfocusmedia.net/fpgajournal/feature_articles/20100622-virtex/">Archived</a> November 23, 2010, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” June 21, 2010. Retrieved September 23, 2010.</span> </li> <li id="cite_note-harris-149"><span class="mw-cite-backlink"><b><a href="#cite_ref-harris_149-0">^</a></b></span> <span class="reference-text">Daniel Harris, Electronic Design. “<a rel="nofollow" class="external text" href="http://electronicdesign.com/article/digital/if-only-the-original-spartans-could-have-thrived-o.aspx">If Only the Original Spartans Could Have Thrived On So Little Power</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111205015520/http://electronicdesign.com/article/digital/if-only-the-original-spartans-could-have-thrived-o.aspx">Archived</a> 2011-12-05 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” February 27, 2008. Retrieved January 20, 2008.</span> </li> <li id="cite_note-eetimes-150"><span class="mw-cite-backlink">^ <a href="#cite_ref-eetimes_150-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eetimes_150-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Peter Clarke, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=213000271">Xilinx launches Spartan-6, Virtex-6 FPGAs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130523202018/http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=213000271">Archived</a> 2013-05-23 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 2, 2009. Retrieved February 2, 2009</span> </li> <li id="cite_note-EDN-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-EDN_151-0">^</a></b></span> <span class="reference-text">Ron Wilson, EDN, "<a rel="nofollow" class="external text" href="http://www.edn.com/article/CA6633947.html">Xilinx FPGA introductions hint at new realities</a> <a rel="nofollow" class="external text" href="https://archive.today/20130122084337/http://www.edn.com/article/CA6633947.html">Archived</a> 2013-01-22 at <a href="/wiki/Archive.today" title="Archive.today">archive.today</a>." February 2, 2009. Retrieved on February 2, 2009.</span> </li> <li id="cite_note-xilinx7-152"><span class="mw-cite-backlink"><b><a href="#cite_ref-xilinx7_152-0">^</a></b></span> <span class="reference-text">Brent Przybus, Xilinx, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/white_papers/wp373_V7_K7_A7_Devices.pdf">Xilinx Redefines Power, Performance, and Design Productivity with Three New 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100704231736/http://www.xilinx.com/support/documentation/white_papers/wp373_V7_K7_A7_Devices.pdf">Archived</a> 2010-07-04 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." June 21, 2010. Retrieved on June 22, 2010.</span> </li> <li id="cite_note-153"><span class="mw-cite-backlink"><b><a href="#cite_ref-153">^</a></b></span> <span class="reference-text">Convergedigest. "<a rel="nofollow" class="external text" href="http://www.convergedigest.com/Silicon/siliconarticle.asp?ID=32793&amp;ctgy=%27%20target">Xilinx Ships First 28nm FPGA</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link tagged August 2018">permanent dead link</span></a></i><span style="visibility:hidden; color:transparent; padding-left:2px">&#8205;</span>&#93;</span></sup>." Mar 18, 2011. Retrieved May 11, 2012.</span> </li> <li id="cite_note-154"><span class="mw-cite-backlink"><b><a href="#cite_ref-154">^</a></b></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4214345/Xilinx-ships-first-28nm-Kintex-7-FPGAs">Xilinx ships first 28nm Kintex-7 FPGAs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120413031515/http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4214345/Xilinx-ships-first-28nm-Kintex-7-FPGAs">Archived</a> 2012-04-13 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." March 21, 2011. Retrieved May 11, 2012.</span> </li> <li id="cite_note-spartan7announce-155"><span class="mw-cite-backlink">^ <a href="#cite_ref-spartan7announce_155-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-spartan7announce_155-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2015/xilinx-announces-the-spartan-7-fpga-family.html">Xilinx Announces the Spartan-7 FPGA Family</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180507085509/https://www.xilinx.com/news/press/2015/xilinx-announces-the-spartan-7-fpga-family.html">Archived</a> 2018-05-07 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." November 19, 2015.</span> </li> <li id="cite_note-spartan7prod-156"><span class="mw-cite-backlink">^ <a href="#cite_ref-spartan7prod_156-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-spartan7prod_156-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2017/xilinx-spartan-7-fpgas-now-in-production.html">Xilinx Spartan-7 FPGAs Now in Production</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180507085446/https://www.xilinx.com/news/press/2017/xilinx-spartan-7-fpgas-now-in-production.html">Archived</a> 2018-05-07 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 09, 2017.</span> </li> <li id="cite_note-TSMC-157"><span class="mw-cite-backlink"><b><a href="#cite_ref-TSMC_157-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20140707070659/http://www.xilinx.com/publications/prod_mktg/Xilinx-UltraScale-Backgrounder.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/prod_mktg/Xilinx-UltraScale-Backgrounder.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2014-07-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-13</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fpublications%2Fprod_mktg%2FXilinx-UltraScale-Backgrounder.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>: CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span></span> </li> <li id="cite_note-TSMC_16-158"><span class="mw-cite-backlink"><b><a href="#cite_ref-TSMC_16_158-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.xilinx.com/products/technology/ultrascale-mpsoc/index.htm">"UltraScale MPSoC Architecture"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141012035155/http://www.xilinx.com/products/technology/ultrascale-mpsoc/index.htm">Archived</a> from the original on October 12, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">August 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=UltraScale+MPSoC+Architecture&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fproducts%2Ftechnology%2Fultrascale-mpsoc%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-159">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eejournal.com/article/xilinx-back-in-the-cost-optimized-game/">"Xilinx Back in the Cost-Optimized Game"</a>. <i>EEJournal</i>. 2021-03-16<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EEJournal&amp;rft.atitle=Xilinx+Back+in+the+Cost-Optimized+Game&amp;rft.date=2021-03-16&amp;rft_id=https%3A%2F%2Fwww.eejournal.com%2Farticle%2Fxilinx-back-in-the-cost-optimized-game%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-Virtex1-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-Virtex1_160-0">^</a></b></span> <span class="reference-text">Ron Wilson, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/article/459148-Xilinx_FPGA_introductions_hint_at_new_realities.php">Xilinx FPGA introductions hint at new realities</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110525031230/http://www.edn.com/article/459148-Xilinx_FPGA_introductions_hint_at_new_realities.php">Archived</a> May 25, 2011, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 2, 2009 Retrieved June 10, 2010.</span> </li> <li id="cite_note-Virtex2-161"><span class="mw-cite-backlink"><b><a href="#cite_ref-Virtex2_161-0">^</a></b></span> <span class="reference-text">Design &amp; Reuse. "<a rel="nofollow" class="external text" href="http://www.design-reuse.com/news/19988/xilinx-virtex-6-fpga.html">New Xilinx Virtex-6 FPGA Family Designed to Satisfy Insatiable Demand for Higher Bandwidth and Lower Power Systems</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100103040550/http://www.design-reuse.com/news/19988/xilinx-virtex-6-fpga.html">Archived</a> 2010-01-03 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 2, 2009. Retrieved June 10, 2010.</span> </li> <li id="cite_note-162"><span class="mw-cite-backlink"><b><a href="#cite_ref-162">^</a></b></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="http://press.xilinx.com/phoenix.zhtml?c=212763&amp;p=irol-newsArticle&amp;ID=1250609">New Xilinx Virtex-6 FPGA Family Designed to Satisfy Insatiable Demand for Higher Bandwidth and Lower Power Systems</a>." February 2, 2009. Retrieved February 2, 2009.</span> </li> <li id="cite_note-163"><span class="mw-cite-backlink"><b><a href="#cite_ref-163">^</a></b></span> <span class="reference-text">DSP DesignLine. "<a rel="nofollow" class="external text" href="http://www.industrialcontroldesignline.com/products/208404026&#39;">Analysis: Xilinx debuts Virtex-5 FXT, expands SXT</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022346/https://www.informatech.com/">Archived</a> 2020-10-11 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." June 13, 2008. Retrieved January 20, 2008.</span> </li> <li id="cite_note-Virtex3-164"><span class="mw-cite-backlink"><b><a href="#cite_ref-Virtex3_164-0">^</a></b></span> <span class="reference-text">National Instruments. "<a rel="nofollow" class="external text" href="http://zone.ni.com/devzone/cda/tut/p/id/7440#toc1">Advantages of the Xilinx Virtex-5 FPGA</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100726040646/http://zone.ni.com/devzone/cda/tut/p/id/7440#toc1">Archived</a> 2010-07-26 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." June 17, 2009. Retrieved June 29, 2010.</span> </li> <li id="cite_note-kintex-165"><span class="mw-cite-backlink">^ <a href="#cite_ref-kintex_165-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-kintex_165-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://medium.com/@fudo.abazovic/sk-telecom-deploys-xilinx-fpgas-for-ai-d5abea8916b4">"SK Telecom deploys Xilinx FPGAs for AI"</a>. 19 August 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200302215729/https://medium.com/@fudo.abazovic/sk-telecom-deploys-xilinx-fpgas-for-ai-d5abea8916b4">Archived</a> from the original on 2020-03-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-03-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SK+Telecom+deploys+Xilinx+FPGAs+for+AI&amp;rft.date=2018-08-19&amp;rft_id=https%3A%2F%2Fmedium.com%2F%40fudo.abazovic%2Fsk-telecom-deploys-xilinx-fpgas-for-ai-d5abea8916b4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-166"><span class="mw-cite-backlink"><b><a href="#cite_ref-166">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.datacenterdynamics.com/news/sk-telecom-deploys-xilinx-fpgas-in-its-data-center/">"SSK Telecom deploys Xilinx FPGAs in its data center"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022347/https://www.datacenterdynamics.com/en/news/sk-telecom-deploys-xilinx-fpgas-in-its-data-center/">Archived</a> from the original on 2020-10-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-03-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=SSK+Telecom+deploys+Xilinx+FPGAs+in+its+data+center&amp;rft_id=https%3A%2F%2Fwww.datacenterdynamics.com%2Fnews%2Fsk-telecom-deploys-xilinx-fpgas-in-its-data-center%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-167"><span class="mw-cite-backlink"><b><a href="#cite_ref-167">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.ept.ca/products/fpga-boosts-logic-fabric-embedded-memory/">"FPGA boosts logic fabric, embedded memory - Electronic Products &amp; TechnologyElectronic Products &amp; Technology"</a>. July 2020. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200804212616/https://www.ept.ca/products/fpga-boosts-logic-fabric-embedded-memory/">Archived</a> from the original on 2020-08-04<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-08-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=FPGA+boosts+logic+fabric%2C+embedded+memory+-+Electronic+Products+%26+TechnologyElectronic+Products+%26+Technology&amp;rft.date=2020-07&amp;rft_id=https%3A%2F%2Fwww.ept.ca%2Fproducts%2Ffpga-boosts-logic-fabric-embedded-memory%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-costOptimizedPortfolio2017-168"><span class="mw-cite-backlink">^ <a href="#cite_ref-costOptimizedPortfolio2017_168-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-costOptimizedPortfolio2017_168-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Website. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/products/silicon-devices/cost-optimized-portfolio.html">Cost-Optimized Portfolio</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170705133028/https://www.xilinx.com/products/silicon-devices/cost-optimized-portfolio.html">Archived</a> 2017-07-05 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Retrieved July 5, 2017.</span> </li> <li id="cite_note-EDNMarch1-169"><span class="mw-cite-backlink">^ <a href="#cite_ref-EDNMarch1_169-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EDNMarch1_169-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EDNMarch1_169-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Mike Demler, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/article/517141-Xilinx_integrates_dual_ARM_Cortex_A9_MPCore_with_28_nm_low_power_programmable_logic.php">Xilinx integrates dual ARM Cortex-A9 MPCore with 28-nm, low-power programmable logic</a> <a rel="nofollow" class="external text" href="https://archive.today/20130122011606/http://www.edn.com/article/517141-Xilinx_integrates_dual_ARM_Cortex_A9_MPCore_with_28_nm_low_power_programmable_logic.php">Archived</a> 2013-01-22 at <a href="/wiki/Archive.today" title="Archive.today">archive.today</a>." March 1, 2011. Retrieved March 1, 2011.</span> </li> <li id="cite_note-170"><span class="mw-cite-backlink"><b><a href="#cite_ref-170">^</a></b></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4410302/Xilinx-unveils-new-Zynq-7100-All-Programmable-SoCs">Xilinx unveils new Zynq-7100 All Programmable SoCs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130326190106/http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4410302/Xilinx-unveils-new-Zynq-7100-All-Programmable-SoCs">Archived</a> 2013-03-26 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Mar 20, 2013. Retrieved Jun 3, 2013.</span> </li> <li id="cite_note-171"><span class="mw-cite-backlink"><b><a href="#cite_ref-171">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.apertus.org/alpha_prototype">"Axiom Alpha"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140702114027/https://www.apertus.org/alpha_prototype">Archived</a> from the original on 2014-07-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-06-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Axiom+Alpha&amp;rft_id=https%3A%2F%2Fwww.apertus.org%2Falpha_prototype&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-172"><span class="mw-cite-backlink"><b><a href="#cite_ref-172">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://forums.xilinx.com/t5/Xcell-Daily-Blog/Zynq-based-Axiom-Alpha-open-4K-cine-camera-proto-debuts-in/ba-p/430066">"Zynq-based Axiom Alpha open 4K cine camera proto debuts in Vienna hackerspace"</a>. 2014-03-20. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140813105309/http://forums.xilinx.com/t5/Xcell-Daily-Blog/Zynq-based-Axiom-Alpha-open-4K-cine-camera-proto-debuts-in/ba-p/430066">Archived</a> from the original on 2014-08-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-06-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Zynq-based+Axiom+Alpha+open+4K+cine+camera+proto+debuts+in+Vienna+hackerspace&amp;rft.date=2014-03-20&amp;rft_id=http%3A%2F%2Fforums.xilinx.com%2Ft5%2FXcell-Daily-Blog%2FZynq-based-Axiom-Alpha-open-4K-cine-camera-proto-debuts-in%2Fba-p%2F430066&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-spartan-173"><span class="mw-cite-backlink"><b><a href="#cite_ref-spartan_173-0">^</a></b></span> <span class="reference-text">Daniel Harris, Electronic Design. "<a rel="nofollow" class="external text" href="http://electronicdesign.com/Articles/Index.cfm?AD=1&amp;ArticleID=18342">If only the original spartans could have thrived on so little power</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090302010210/http://electronicdesign.com/Articles/Index.cfm?AD=1&amp;ArticleID=18342">Archived</a> 2009-03-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 27, 2008. Retrieved January 20, 2008.</span> </li> <li id="cite_note-spartanrelease-174"><span class="mw-cite-backlink">^ <a href="#cite_ref-spartanrelease_174-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-spartanrelease_174-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="http://news.prnewswire.com/ViewContent.aspx?ACCT=109&amp;STORY=/www/story/02-02-2009/0004964201&amp;EDATE">The low-cost Spartan-6 FPGA family delivers an optimal balance of low risk, low cost, low power, and high performance</a> <sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link tagged October 2017">dead link</span></a></i><span style="visibility:hidden; color:transparent; padding-left:2px">&#8205;</span>&#93;</span></sup>." February 2, 2009.</span> </li> <li id="cite_note-thirtyone-175"><span class="mw-cite-backlink"><b><a href="#cite_ref-thirtyone_175-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMorris" class="citation web cs1">Morris, Kevin. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150947/http://www.fpgajournal.com/articles_2008/pdf/20080527_easypath.pdf">"Not Bad Die: Xilinx EasyPath Explained"</a> <span class="cs1-format">(PDF)</span>. <i>FPGA Journal</i>. Archived from <a rel="nofollow" class="external text" href="http://www.fpgajournal.com/articles_2008/pdf/20080527_easypath.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 27 March 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">20 January</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=FPGA+Journal&amp;rft.atitle=Not+Bad+Die%3A+Xilinx+EasyPath+Explained&amp;rft.aulast=Morris&amp;rft.aufirst=Kevin&amp;rft_id=http%3A%2F%2Fwww.fpgajournal.com%2Farticles_2008%2Fpdf%2F20080527_easypath.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> <li id="cite_note-VB20190618-176"><span class="mw-cite-backlink">^ <a href="#cite_ref-VB20190618_176-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VB20190618_176-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">"<a rel="nofollow" class="external text" href="https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">Xilinx ships first Versal ACAP chips that adapt to AI programs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200521204130/https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">Archived</a> 2020-05-21 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." June 18, 2019. Retrieved Feb 26, 2020.</span> </li> <li id="cite_note-FBS26Mar2018-177"><span class="mw-cite-backlink"><b><a href="#cite_ref-FBS26Mar2018_177-0">^</a></b></span> <span class="reference-text">Karl Freund, <a href="/wiki/Forbes_(magazine)" class="mw-redirect" title="Forbes (magazine)">Forbes (magazine)</a>. "<a rel="nofollow" class="external text" href="https://www.forbes.com/sites/moorinsights/2018/03/26/xilinx-everest-enabling-fpga-acceleration-with-acap/#5b2a9b6b342e">Xilinx Everest: Enabling FPGA Acceleration With ACAP</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180612144257/https://www.forbes.com/sites/moorinsights/2018/03/26/xilinx-everest-enabling-fpga-acceleration-with-acap/#5b2a9b6b342e">Archived</a> 2018-06-12 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." March 26, 2018. Retrieved April 26, 2018.</span> </li> <li id="cite_note-178"><span class="mw-cite-backlink"><b><a href="#cite_ref-178">^</a></b></span> <span class="reference-text">"<a rel="nofollow" class="external text" href="https://www.platformexecutive.com/news/mobile-telecoms-infrastructure/samsung-to-tap-xilinx-chips-for-5g-network-equipment/">Samsung to tap Xilinx chips for 5G network equipment</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201011022347/https://www.platformexecutive.com/news/mobile-telecoms-infrastructure/samsung-to-tap-xilinx-chips-for-5g-network-equipment/">Archived</a> 2020-10-11 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." Apr 16, 2020. Retrieved April 16, 2020.</span> </li> <li id="cite_note-179"><span class="mw-cite-backlink"><b><a href="#cite_ref-179">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMcGregor" class="citation web cs1">McGregor, Jim. <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/tiriasresearch/2021/07/15/xilinx-ups-the-ante-in-high-performance-processing-with-versal-hbm/?sh=4d3955f455e1">"Xilinx Ups The Ante In High-Performance Processing With Versal HBM"</a>. <i>Forbes</i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 September</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=Xilinx+Ups+The+Ante+In+High-Performance+Processing+With+Versal+HBM&amp;rft.aulast=McGregor&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Ftiriasresearch%2F2021%2F07%2F15%2Fxilinx-ups-the-ante-in-high-performance-processing-with-versal-hbm%2F%3Fsh%3D4d3955f455e1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span></span> </li> </ol></div></div> <div class="mw-heading mw-heading2"><h2 id="External_links">External links</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=17" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div> <style data-mw-deduplicate="TemplateStyles:r1235681985">.mw-parser-output .side-box{margin:4px 0;box-sizing:border-box;border:1px solid #aaa;font-size:88%;line-height:1.25em;background-color:var(--background-color-interactive-subtle,#f8f9fa);display:flow-root}.mw-parser-output .side-box-abovebelow,.mw-parser-output .side-box-text{padding:0.25em 0.9em}.mw-parser-output .side-box-image{padding:2px 0 2px 0.9em;text-align:center}.mw-parser-output .side-box-imageright{padding:2px 0.9em 2px 0;text-align:center}@media(min-width:500px){.mw-parser-output .side-box-flex{display:flex;align-items:center}.mw-parser-output .side-box-text{flex:1;min-width:0}}@media(min-width:720px){.mw-parser-output .side-box{width:238px}.mw-parser-output .side-box-right{clear:right;float:right;margin-left:1em}.mw-parser-output .side-box-left{margin-right:1em}}</style><style data-mw-deduplicate="TemplateStyles:r1237033735">@media print{body.ns-0 .mw-parser-output .sistersitebox{display:none!important}}@media screen{html.skin-theme-clientpref-night .mw-parser-output .sistersitebox img[src*="Wiktionary-logo-en-v2.svg"]{background-color:white}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .sistersitebox img[src*="Wiktionary-logo-en-v2.svg"]{background-color:white}}</style><div class="side-box side-box-right plainlinks sistersitebox"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"> <div class="side-box-flex"> <div class="side-box-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></span></span></div> <div class="side-box-text plainlist">Wikimedia Commons has media related to <span style="font-weight: bold; font-style: italic;"><a href="https://commons.wikimedia.org/wiki/Category:Xilinx" class="extiw" title="commons:Category:Xilinx">Xilinx</a></span>.</div></div> </div> <ul><li><span class="official-website"><span class="url"><a rel="nofollow" class="external text" href="https://www.xilinx.com/">Xilinx official website</a></span></span></li> <li><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><div class="hlist"><ul><li>Historical business data for Xilinx:</li> <li><a rel="nofollow" class="external text" href="https://www.sec.gov/cgi-bin/browse-edgar?action=getcompany&amp;CIK=743988">SEC filings</a></li></ul></div></li></ul> <div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1236075235">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role="navigation" class="navbox" aria-labelledby="AMD" style="padding:3px"><table class="nowraplinks hlist mw-collapsible mw-collapsed navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1239400231">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:AMD" title="Template:AMD"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:AMD" class="mw-redirect" title="Template talk:AMD"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:AMD" title="Special:EditPage/Template:AMD"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="AMD" style="font-size:114%;margin:0 4em"><a href="/wiki/AMD" title="AMD">AMD</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Products</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/X86-64" title="X86-64">x86-64</a></li> <li><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Central_processing_unit" title="Central processing unit">Processors</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Desktop</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Geode_(processor)" title="Geode (processor)">Geode</a></li> <li><a href="/wiki/Duron" title="Duron">Duron</a></li> <li><a href="/wiki/Sempron" title="Sempron">Sempron</a></li> <li><a href="/wiki/AMD_Turion" title="AMD Turion">Turion</a></li> <li><a href="/wiki/AMD_Phenom" title="AMD Phenom">Phenom</a></li> <li><a href="/wiki/Athlon" title="Athlon">Athlon</a></li> <li><a href="/wiki/AMD_FX" title="AMD FX">FX</a></li> <li><a href="/wiki/Ryzen" title="Ryzen">Ryzen</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Server</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Opteron" title="Opteron">Opteron</a></li> <li><a href="/wiki/Epyc" title="Epyc">Epyc</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Technologies</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Graphics</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Radeon" title="Radeon">Radeon</a></li> <li><a href="/wiki/AMD_Radeon_Software" class="mw-redirect" title="AMD Radeon Software">AMD Radeon Software</a></li> <li><a href="/wiki/AMDGPU" class="mw-redirect" title="AMDGPU">AMDGPU</a></li> <li><a href="/wiki/AMD_PowerTune" title="AMD PowerTune">AMD PowerTune</a></li> <li><a href="/wiki/AMD_CrossFire" title="AMD CrossFire">CrossFire</a></li> <li><a href="/wiki/AMD_Eyefinity" title="AMD Eyefinity">Eyefinity</a></li> <li><a href="/wiki/FreeSync" title="FreeSync">FreeSync</a></li> <li><a href="/wiki/Mantle_(API)" title="Mantle (API)">Mantle</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Processor</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/AGESA" title="AGESA">AGESA</a></li> <li><a href="/wiki/AMD_Turbo_Core" title="AMD Turbo Core">AMD Turbo Core</a></li> <li><a href="/wiki/Cool%27n%27Quiet" title="Cool&#39;n&#39;Quiet">Cool'n'Quiet</a></li> <li><a href="/wiki/AMD_Platform_Security_Processor" title="AMD Platform Security Processor">AMD Platform Security Processor</a></li> <li><a href="/wiki/Ryzen_AI" class="mw-redirect" title="Ryzen AI">Ryzen AI</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Memory</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a> (HBM)</li></ul> </div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Sockets</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><td class="navbox-abovebelow" colspan="2"><div id="Sockets_without_existing_articles_(e.g._FP4)_are_omitted_from_this_section.">Sockets without existing articles (e.g. FP4) are omitted from this section.</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Desktop</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a> (PGA)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Super_Socket_7" title="Super Socket 7">Super Socket 7</a> (Super 7)</li> <li><a href="/wiki/Socket_939" title="Socket 939">939</a></li> <li><a href="/wiki/Socket_AM2" title="Socket AM2">AM2</a></li> <li><a href="/wiki/Socket_AM2%2B" title="Socket AM2+">AM2+</a></li> <li><a href="/wiki/Socket_AM3" title="Socket AM3">AM3</a></li> <li><a href="/wiki/Socket_AM3%2B" title="Socket AM3+">AM3+</a></li> <li><a href="/wiki/Socket_FM1" title="Socket FM1">FM1</a></li> <li><a href="/wiki/Socket_FM2" title="Socket FM2">FM2</a></li> <li><a href="/wiki/Socket_FM2%2B" title="Socket FM2+">FM2+</a></li> <li><a href="/wiki/Socket_AM1" title="Socket AM1">AM1</a></li> <li><a href="/wiki/Socket_AM4" title="Socket AM4">AM4</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Land_grid_array" title="Land grid array">Land grid array</a> (LGA)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Socket_TR4" title="Socket TR4">TR4</a></li> <li><a href="/wiki/Socket_sTRX4" title="Socket sTRX4">sTRX4</a></li> <li><a href="/wiki/Socket_AM5" title="Socket AM5">AM5</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Slot_A" title="Slot A">Slot A</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Mobile</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Pin grid array (PGA)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Socket_563" title="Socket 563">563</a></li> <li><a href="/wiki/Socket_S1" title="Socket S1">S1</a></li> <li><a href="/wiki/Socket_FS1" title="Socket FS1">FS1</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Ball_grid_array" title="Ball grid array">Ball grid array</a> (BGA)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Socket_FT1" title="Socket FT1">FT1</a></li> <li><a href="/wiki/Socket_FP2" title="Socket FP2">FP2</a></li> <li><a href="/wiki/Socket_FT3" title="Socket FT3">FT3</a></li> <li><a href="/wiki/Socket_FP3" title="Socket FP3">FP3</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Server</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Pin grid array (PGA)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Socket_940" title="Socket 940">940</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Land grid array (LGA)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Socket_F" title="Socket F">F</a></li> <li><a href="/wiki/Socket_F%2B" title="Socket F+">F+</a></li> <li><s><a href="/wiki/AMD_Socket_G3" title="AMD Socket G3">G3</a></s></li> <li><a href="/wiki/Socket_G34" title="Socket G34">G34</a></li> <li><a href="/wiki/Socket_C32" title="Socket C32">C32</a></li> <li><a href="/wiki/Socket_SP3" title="Socket SP3">SP3</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Mixed</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="Pin_grid_array_(PGA)" scope="row" class="navbox-group" style="width:1%">Pin grid array (PGA)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Socket_A" title="Socket A">Socket A</a> (Socket 462)</li> <li><a href="/wiki/Socket_754" title="Socket 754">754</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Product lists</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/List_of_AMD_microprocessors" class="mw-redirect" title="List of AMD microprocessors">List of AMD microprocessors</a></li> <li><a href="/wiki/List_of_AMD_graphics_processing_units" title="List of AMD graphics processing units">List of AMD graphics processing units</a></li> <li><a href="/wiki/List_of_AMD_accelerated_processing_units" class="mw-redirect" title="List of AMD accelerated processing units">List of AMD accelerated processing units</a></li> <li><a href="/wiki/List_of_AMD_CPU_microarchitectures" title="List of AMD CPU microarchitectures">List of AMD CPU microarchitectures</a></li> <li><a href="/wiki/List_of_AMD_chipsets" title="List of AMD chipsets">List of AMD chipsets</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Category:AMD_people" title="Category:AMD people">People</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Founders</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Jerry_Sanders_(businessman)" title="Jerry Sanders (businessman)">Jerry Sanders</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">CEOs</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li>Jerry Sanders (1969–2002)</li> <li><a href="/wiki/Hector_Ruiz" title="Hector Ruiz">Hector Ruiz</a> (2002–2008)</li> <li><a href="/wiki/Dirk_Meyer" title="Dirk Meyer">Dirk Meyer</a> (2008–2011)</li> <li><a href="/wiki/Rory_Read" title="Rory Read">Rory Read</a> (2011–2014)</li> <li><a href="/wiki/Lisa_Su" title="Lisa Su">Lisa Su</a> (2014–present)</li></ul> </div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Acquisitions</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/ATI_Technologies" title="ATI Technologies">ATI Technologies</a></li> <li><a href="/wiki/SeaMicro" title="SeaMicro">SeaMicro</a></li> <li><a class="mw-selflink selflink">Xilinx</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Joint ventures</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/AMD%E2%80%93Chinese_joint_venture" title="AMD–Chinese joint venture">AMD–Chinese joint venture</a> <ul><li><a href="/wiki/Hygon_Information_Technology" title="Hygon Information Technology">Hygon Information Technology</a></li></ul></li> <li>TF-AMD <ul><li><a href="/wiki/Tongfu_Microelectronics" title="Tongfu Microelectronics">Tongfu Microelectronics</a></li></ul></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Litigation</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Intel_Corp._v._Advanced_Micro_Devices,_Inc." title="Intel Corp. v. Advanced Micro Devices, Inc.">Intel Corp. v. Advanced Micro Devices, Inc.</a> (2004)</li> <li><a href="/wiki/Advanced_Micro_Devices,_Inc._v._Intel_Corp." title="Advanced Micro Devices, Inc. v. Intel Corp.">Advanced Micro Devices, Inc. v. Intel Corp.</a> (2005)</li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Vulkan_(API)" class="mw-redirect" title="Vulkan (API)">Vulkan (API)</a></li> <li><a href="/wiki/NexGen" title="NexGen">NexGen</a></li> <li><a href="/wiki/Spansion" title="Spansion">Spansion</a></li> <li><a href="/wiki/AMD_Live!" title="AMD Live!">AMD Live!</a></li> <li><a href="/wiki/Performance_Rating" title="Performance Rating">Performance Rating</a></li> <li><a href="/wiki/Torrenza" title="Torrenza">Torrenza</a></li> <li><a href="/wiki/GlobalFoundries" title="GlobalFoundries">GlobalFoundries</a></li></ul> </div></td></tr><tr><td class="navbox-abovebelow" colspan="2"><div> <ul><li><i>Italics</i> indicates an unreleased product (e.g. socket)</li> <li><s>Strikethrough</s> indicates a product that was never released.</li> <li>Mixed indicates sockets that are designed for or integrated with one or more platforms.</li></ul> </div></td></tr></tbody></table></div> <div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235"></div><div role="navigation" class="navbox" aria-labelledby="Programmable_logic" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239400231"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Programmable_logic" title="Template:Programmable logic"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Programmable_logic" title="Template talk:Programmable logic"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Programmable_logic" title="Special:EditPage/Template:Programmable logic"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Programmable_logic" style="font-size:114%;margin:0 4em"><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Concepts</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li> <li><a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a></li> <li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a> <ul><li><a href="/wiki/Logic_block" title="Logic block">Logic block</a></li></ul></li> <li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li> <li><a href="/wiki/Programmable_logic_device#EPLDs" title="Programmable logic device">EPLD</a></li> <li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li> <li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li> <li><a href="/wiki/Generic_array_logic" class="mw-redirect" title="Generic array logic">GAL</a></li> <li><a href="/wiki/Cypress_PSoC" title="Cypress PSoC">PSoC</a></li> <li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a> <ul><li><a href="/wiki/Xputer" title="Xputer">Xputer</a></li></ul></li> <li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li> <li><a href="/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li> <li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a></li> <li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Verilog" title="Verilog">Verilog</a> <ul><li><a href="/wiki/Verilog-A" title="Verilog-A">A</a></li> <li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li></ul></li> <li><a href="/wiki/VHDL" title="VHDL">VHDL</a> <ul><li><a href="/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li> <li><a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li></ul></li> <li><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a> <ul><li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li></ul></li> <li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li> <li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li> <li><a href="/wiki/Handel-C" title="Handel-C">Handel-C</a></li> <li><a href="/wiki/Lola_(computing)" title="Lola (computing)">Lola</a></li> <li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li> <li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li> <li><a href="/wiki/PALASM" title="PALASM">PALASM</a></li> <li><a href="/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li> <li><a href="/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li> <li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li> <li><a href="/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li> <li><a href="/wiki/MyHDL" title="MyHDL">MyHDL</a></li> <li><a href="/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li> <li><a href="/wiki/Chisel_(programming_language)" title="Chisel (programming language)">Chisel</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Companies</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li> <li><a href="/wiki/Achronix" title="Achronix">Achronix</a></li> <li><a href="/wiki/AMD" title="AMD">AMD</a></li> <li><a href="/wiki/Aldec" title="Aldec">Aldec</a></li> <li><a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm</a></li> <li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li> <li><a href="/wiki/Infineon_Technologies" title="Infineon Technologies">Infineon</a></li> <li><a href="/wiki/Intel" title="Intel">Intel</a></li> <li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li> <li><a href="/wiki/Microchip_Technology" title="Microchip Technology">Microchip Technology</a></li> <li><a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP</a></li> <li><a href="/wiki/Siemens" title="Siemens">Siemens</a></li> <li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a></li> <li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Products</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Hardware</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li> <li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li> <li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Intel_Quartus_Prime" title="Intel Quartus Prime">Intel Quartus Prime</a></li> <li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li> <li><a href="/wiki/Vivado" title="Vivado">Vivado</a></li> <li><a href="/wiki/ModelSim" title="ModelSim">ModelSim</a></li> <li><a href="/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li> <li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Intellectual_property" title="Intellectual property">Intellectual<br />property</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Proprietary_hardware" title="Proprietary hardware">Proprietary</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li> <li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li> <li><a href="/wiki/LEON" title="LEON">LEON</a></li> <li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li> <li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li> <li><a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li> <li><a href="/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li> <li><a href="/wiki/Nios_II" title="Nios II">Nios II</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Open-source_hardware" title="Open-source hardware">Open-source</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li> <li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li> <li><a href="/wiki/OpenCores" title="OpenCores">OpenCores</a></li> <li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a> <ul><li><a href="/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li></ul></li> <li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a> <ul><li><a href="/wiki/Libre-SOC" title="Libre-SOC">Libre-SOC</a></li> <li><a href="/wiki/OpenPOWER_Microwatt" title="OpenPOWER Microwatt">Microwatt</a></li></ul></li> <li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li> <li><a href="/wiki/Zet_(hardware)" title="Zet (hardware)">Zet</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div> <div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235"></div><div role="navigation" class="navbox authority-control" aria-labelledby="Authority_control_databases_frameless&amp;#124;text-top&amp;#124;10px&amp;#124;alt=Edit_this_at_Wikidata&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q1046482#identifiers&amp;#124;class=noprint&amp;#124;Edit_this_at_Wikidata" style="padding:3px"><table class="nowraplinks hlist mw-collapsible expanded navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Authority_control_databases_frameless&amp;#124;text-top&amp;#124;10px&amp;#124;alt=Edit_this_at_Wikidata&amp;#124;link=https&amp;#58;//www.wikidata.org/wiki/Q1046482#identifiers&amp;#124;class=noprint&amp;#124;Edit_this_at_Wikidata" style="font-size:114%;margin:0 4em"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control databases</a> <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q1046482#identifiers" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">International</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"><ul><li><span class="uid"><a rel="nofollow" class="external text" href="https://isni.org/isni/0000000404947672">ISNI</a></span></li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">National</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"><ul><li><span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/5065922-4">Germany</a></span></li><li><span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/no2012037548">United States</a></span></li></ul></div></td></tr></tbody></table></div> <!-- NewPP limit report Parsed by mw‐web.codfw.main‐f69cdc8f6‐68pwz Cached time: 20241122140724 Cache expiry: 726766 Reduced expiry: true Complications: [vary‐revision‐sha1, show‐toc] CPU time usage: 1.817 seconds Real time usage: 2.179 seconds Preprocessor visited node count: 12575/1000000 Post‐expand include size: 376556/2097152 bytes Template argument size: 19490/2097152 bytes Highest expansion depth: 21/100 Expensive parser function count: 16/500 Unstrip recursion depth: 1/20 Unstrip post‐expand size: 476732/5000000 bytes Lua time usage: 0.981/10.000 seconds Lua memory usage: 12865765/52428800 bytes Number of Wikibase entities loaded: 1/400 --> <!-- Transclusion expansion time report (%,ms,calls,template) 100.00% 1779.065 1 -total 46.38% 825.081 1 Template:Reflist 30.58% 544.029 91 Template:Cite_web 12.36% 219.893 1 Template:Infobox_company 11.64% 207.049 1 Template:Infobox 5.97% 106.240 13 Template:Navbox 4.97% 88.434 1 Template:Short_description 4.68% 83.274 9 Template:Fix 4.30% 76.447 1 Template:AMD 4.26% 75.780 1 Template:Multiple_issues --> <!-- Saved in parser cache with key enwiki:pcache:idhash:816732-0!canonical and timestamp 20241122140724 and revision id 1258654762. Rendering was triggered because: page-view --> </div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript> <div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Xilinx&amp;oldid=1258654762">https://en.wikipedia.org/w/index.php?title=Xilinx&amp;oldid=1258654762</a>"</div></div> <div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:AMD" title="Category:AMD">AMD</a></li><li><a href="/wiki/Category:1990_initial_public_offerings" title="Category:1990 initial public offerings">1990 initial public offerings</a></li><li><a href="/wiki/Category:1984_establishments_in_California" title="Category:1984 establishments in California">1984 establishments in California</a></li><li><a href="/wiki/Category:2022_mergers_and_acquisitions" title="Category:2022 mergers and acquisitions">2022 mergers and acquisitions</a></li><li><a href="/wiki/Category:2023_disestablishments_in_California" title="Category:2023 disestablishments in California">2023 disestablishments in California</a></li><li><a href="/wiki/Category:American_brands" title="Category:American brands">American brands</a></li><li><a href="/wiki/Category:American_companies_established_in_1984" title="Category:American companies established in 1984">American companies established in 1984</a></li><li><a href="/wiki/Category:American_companies_disestablished_in_2023" title="Category:American companies disestablished in 2023">American companies disestablished in 2023</a></li><li><a href="/wiki/Category:Companies_formerly_listed_on_the_Nasdaq" title="Category:Companies formerly listed on the Nasdaq">Companies formerly listed on the Nasdaq</a></li><li><a href="/wiki/Category:American_corporate_subsidiaries" title="Category:American corporate subsidiaries">American corporate subsidiaries</a></li><li><a href="/wiki/Category:Electronics_companies_established_in_1984" title="Category:Electronics companies established in 1984">Electronics companies established in 1984</a></li><li><a href="/wiki/Category:Fabless_semiconductor_companies" title="Category:Fabless semiconductor companies">Fabless semiconductor companies</a></li><li><a href="/wiki/Category:Manufacturing_companies_based_in_San_Jose,_California" title="Category:Manufacturing companies based in San Jose, California">Manufacturing companies based in San Jose, California</a></li><li><a href="/wiki/Category:Semiconductor_companies_of_the_United_States" title="Category:Semiconductor companies of the United States">Semiconductor companies of the United States</a></li><li><a href="/wiki/Category:Technology_companies_based_in_the_San_Francisco_Bay_Area" title="Category:Technology companies based in the San Francisco Bay Area">Technology companies based in the San Francisco Bay Area</a></li><li><a href="/wiki/Category:Defunct_computer_companies_of_the_United_States" title="Category:Defunct computer companies of the United States">Defunct computer companies of the United States</a></li><li><a href="/wiki/Category:Defunct_computer_hardware_companies" title="Category:Defunct computer hardware companies">Defunct computer hardware companies</a></li><li><a href="/wiki/Category:Server_hardware" title="Category:Server hardware">Server hardware</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Pages_with_non-numeric_formatnum_arguments" title="Category:Pages with non-numeric formatnum arguments">Pages with non-numeric formatnum arguments</a></li><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_August_2018" title="Category:Articles with dead external links from August 2018">Articles with dead external links from August 2018</a></li><li><a href="/wiki/Category:Articles_with_permanently_dead_external_links" title="Category:Articles with permanently dead external links">Articles with permanently dead external links</a></li><li><a href="/wiki/Category:Webarchive_template_archiveis_links" title="Category:Webarchive template archiveis links">Webarchive template archiveis links</a></li><li><a href="/wiki/Category:CS1_maint:_numeric_names:_authors_list" title="Category:CS1 maint: numeric names: authors list">CS1 maint: numeric names: authors list</a></li><li><a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">CS1 maint: unfit URL</a></li><li><a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">CS1 maint: archived copy as title</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_October_2017" title="Category:Articles with dead external links from October 2017">Articles with dead external links from October 2017</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:All_articles_with_vague_or_ambiguous_time" title="Category:All articles with vague or ambiguous time">All articles with vague or ambiguous time</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_February_2023" title="Category:Vague or ambiguous time from February 2023">Vague or ambiguous time from February 2023</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_December_2021" title="Category:Wikipedia articles needing clarification from December 2021">Wikipedia articles needing clarification from December 2021</a></li><li><a href="/wiki/Category:All_articles_with_failed_verification" title="Category:All articles with failed verification">All articles with failed verification</a></li><li><a href="/wiki/Category:Articles_with_failed_verification_from_February_2023" title="Category:Articles with failed verification from February 2023">Articles with failed verification from February 2023</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_February_2023" title="Category:Articles with unsourced statements from February 2023">Articles with unsourced statements from February 2023</a></li><li><a href="/wiki/Category:Wikipedia_articles_containing_buzzwords_from_July_2019" title="Category:Wikipedia articles containing buzzwords from July 2019">Wikipedia articles containing buzzwords from July 2019</a></li><li><a href="/wiki/Category:Wikipedia_articles_that_are_excessively_detailed_from_March_2020" title="Category:Wikipedia articles that are excessively detailed from March 2020">Wikipedia articles that are excessively detailed from March 2020</a></li><li><a href="/wiki/Category:All_articles_that_are_excessively_detailed" title="Category:All articles that are excessively detailed">All articles that are excessively detailed</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_style_issues_from_March_2020" title="Category:Wikipedia articles with style issues from March 2020">Wikipedia articles with style issues from March 2020</a></li><li><a href="/wiki/Category:All_articles_with_style_issues" title="Category:All articles with style issues">All articles with style issues</a></li><li><a href="/wiki/Category:Articles_with_a_promotional_tone_from_June_2020" title="Category:Articles with a promotional tone from June 2020">Articles with a promotional tone from June 2020</a></li><li><a href="/wiki/Category:All_articles_with_a_promotional_tone" title="Category:All articles with a promotional tone">All articles with a promotional tone</a></li><li><a href="/wiki/Category:Articles_with_multiple_maintenance_issues" title="Category:Articles with multiple maintenance issues">Articles with multiple maintenance issues</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_June_2019" title="Category:Articles with unsourced statements from June 2019">Articles with unsourced statements from June 2019</a></li><li><a href="/wiki/Category:Commons_category_link_from_Wikidata" title="Category:Commons category link from Wikidata">Commons category link from Wikidata</a></li><li><a href="/wiki/Category:Official_website_different_in_Wikidata_and_Wikipedia" title="Category:Official website different in Wikidata and Wikipedia">Official website different in Wikidata and Wikipedia</a></li></ul></div></div> </div> </main> </div> <div class="mw-footer-container"> <footer id="footer" class="mw-footer" > <ul id="footer-info"> <li id="footer-info-lastmod"> This page was last edited on 20 November 2024, at 21:43<span class="anonymous-show">&#160;(UTC)</span>.</li> <li id="footer-info-copyright">Text is available under the <a href="/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" title="Wikipedia:Text of the Creative Commons Attribution-ShareAlike 4.0 International License">Creative Commons Attribution-ShareAlike 4.0 License</a>; additional terms may apply. By using this site, you agree to the <a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use" class="extiw" title="foundation:Special:MyLanguage/Policy:Terms of Use">Terms of Use</a> and <a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy" class="extiw" title="foundation:Special:MyLanguage/Policy:Privacy policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a rel="nofollow" class="external text" href="https://wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li> </ul> <ul id="footer-places"> <li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li> <li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li> <li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li> <li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li> <li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct">Code of Conduct</a></li> <li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li> <li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li> <li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li> <li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Xilinx&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li> </ul> <ul id="footer-icons" class="noprint"> <li id="footer-copyrightico"><a href="https://wikimediafoundation.org/" class="cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled"><img src="/static/images/footer/wikimedia-button.svg" width="84" height="29" alt="Wikimedia Foundation" loading="lazy"></a></li> <li id="footer-poweredbyico"><a href="https://www.mediawiki.org/" class="cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled"><img src="/w/resources/assets/poweredby_mediawiki.svg" alt="Powered by MediaWiki" width="88" height="31" loading="lazy"></a></li> </ul> </footer> </div> </div> </div> <div class="vector-settings" id="p-dock-bottom"> <ul></ul> </div><script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.codfw.main-f69cdc8f6-xr9px","wgBackendResponseTime":167,"wgPageParseReport":{"limitreport":{"cputime":"1.817","walltime":"2.179","ppvisitednodes":{"value":12575,"limit":1000000},"postexpandincludesize":{"value":376556,"limit":2097152},"templateargumentsize":{"value":19490,"limit":2097152},"expansiondepth":{"value":21,"limit":100},"expensivefunctioncount":{"value":16,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":476732,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1779.065 1 -total"," 46.38% 825.081 1 Template:Reflist"," 30.58% 544.029 91 Template:Cite_web"," 12.36% 219.893 1 Template:Infobox_company"," 11.64% 207.049 1 Template:Infobox"," 5.97% 106.240 13 Template:Navbox"," 4.97% 88.434 1 Template:Short_description"," 4.68% 83.274 9 Template:Fix"," 4.30% 76.447 1 Template:AMD"," 4.26% 75.780 1 Template:Multiple_issues"]},"scribunto":{"limitreport-timeusage":{"value":"0.981","limit":"10.000"},"limitreport-memusage":{"value":12865765,"limit":52428800}},"cachereport":{"origin":"mw-web.codfw.main-f69cdc8f6-68pwz","timestamp":"20241122140724","ttl":726766,"transientcontent":true}}});});</script> <script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Xilinx","url":"https:\/\/en.wikipedia.org\/wiki\/Xilinx","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1046482","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1046482","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2004-07-13T16:54:13Z","dateModified":"2024-11-20T21:43:02Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/d\/d9\/XilinxInc-lobby.jpg","headline":"American company"}</script> </body> </html>

Pages: 1 2 3 4 5 6 7 8 9 10