CINXE.COM

<!DOCTYPE html> <html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-enabled skin-theme-clientpref-day vector-toc-available" lang="en" dir="ltr"> <head> <meta charset="UTF-8"> <title>x86-64 - Wikipedia</title> <script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-enabled skin-theme-clientpref-day vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy", "wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"c27f710c-88aa-489c-b3e2-b5fc81377833","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"X86-64","wgTitle":"X86-64","wgCurRevisionId":1258083053,"wgRevisionId":1258083053,"wgArticleId":244374,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles with short description","Short description is different from Wikidata","Use mdy dates from October 2018","All articles with unsourced statements","Articles with unsourced statements from August 2024","Articles containing potentially dated statements from 2020","All articles containing potentially dated statements","All articles with failed verification","Articles with failed verification from May 2016","All articles that may contain original research", "Articles that may contain original research from August 2017","Articles with unsourced statements from March 2021","Wikipedia articles needing clarification from July 2021","Wikipedia articles in need of updating from January 2023","All Wikipedia articles in need of updating","Articles containing potentially dated statements from 2023","Articles needing additional references from December 2022","All articles needing additional references","Computer-related introductions in 2003","X86 architecture","64-bit computers","AMD technologies"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"X86-64","wgRelevantArticleId":244374,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Intel_64","wgNoticeProject":"wikipedia","wgCiteReferencePreviewsActive":false,"wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true, "wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":0,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":100000,"wgInternalRedirectTargetUrl":"/wiki/X86-64#Intel_64","wgRelatedArticlesCompat":[],"wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":false,"wgVector2022LanguageInHeader":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q272629","wgCheckUserClientHintsHeadersJsApi":["brands","architecture","bitness","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"ext.globalCssJs.user.styles":"ready", "site.styles":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.search.codex.styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.makeCollapsible.styles":"ready","ext.wikimediamessages.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["mediawiki.action.view.redirect","ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.bootstrap","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents", "ext.navigationTiming","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession","wikibase.sidebar.tracking"];</script> <script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"}); }];});});</script> <link rel="stylesheet" href="/w/load.php?lang=en&modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&only=styles&skin=vector-2022"> <script async="" src="/w/load.php?lang=en&modules=startup&only=scripts&raw=1&skin=vector-2022"></script> <meta name="ResourceLoaderDynamicStyles" content=""> <link rel="stylesheet" href="/w/load.php?lang=en&modules=site.styles&only=styles&skin=vector-2022"> <meta name="generator" content="MediaWiki 1.44.0-wmf.4"> <meta name="referrer" content="origin"> <meta name="referrer" content="origin-when-cross-origin"> <meta name="robots" content="max-image-preview:standard"> <meta name="format-detection" content="telephone=no"> <meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/6/67/AMD_Opteron_146_Venus%2C_2005.jpg"> <meta property="og:image:width" content="1200"> <meta property="og:image:height" content="1206"> <meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/800px-AMD_Opteron_146_Venus%2C_2005.jpg"> <meta property="og:image:width" content="800"> <meta property="og:image:height" content="804"> <meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/640px-AMD_Opteron_146_Venus%2C_2005.jpg"> <meta property="og:image:width" content="640"> <meta property="og:image:height" content="643"> <meta name="viewport" content="width=1120"> <meta property="og:title" content="x86-64 - Wikipedia"> <meta property="og:type" content="website"> <link rel="preconnect" href="//upload.wikimedia.org"> <link rel="alternate" media="only screen and (max-width: 640px)" href="//en.m.wikipedia.org/wiki/X86-64#Intel_64"> <link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=X86-64&action=edit"> <link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"> <link rel="icon" href="/static/favicon/wikipedia.ico"> <link rel="search" type="application/opensearchdescription+xml" href="/w/rest.php/v1/search" title="Wikipedia (en)"> <link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"> <link rel="canonical" href="https://en.wikipedia.org/wiki/X86-64#Intel_64"> <link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en"> <link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&feed=atom"> <link rel="dns-prefetch" href="//meta.wikimedia.org" /> <link rel="dns-prefetch" href="//login.wikimedia.org"> </head> <body class="skin--responsive skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-X86-64 rootpage-X86-64 skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a> <div class="vector-header-container"> <header class="vector-header mw-header"> <div class="vector-header-start"> <nav class="vector-main-menu-landmark" aria-label="Site"> <div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right" > <input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox " aria-label="Main menu" > <label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" > Main menu </label> <div class="vector-dropdown-content"> <div id="vector-main-menu-unpinned-container" class="vector-unpinned-container"> <div id="vector-main-menu" class="vector-main-menu vector-pinnable-element"> <div class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned" data-feature-name="main-menu-pinned" data-pinnable-element-id="vector-main-menu" data-pinned-container-id="vector-main-menu-pinned-container" data-unpinned-container-id="vector-main-menu-unpinned-container" > <div class="vector-pinnable-header-label">Main menu</div> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button> </div> <div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation" > <div class="vector-menu-heading"> Navigation </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events">Current events</a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x">Random article</a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works">About Wikipedia</a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact us</a></li> </ul> </div> </div> <div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction" > <div class="vector-menu-heading"> Contribute </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia">Learn to edit</a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors">Community portal</a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r">Recent changes</a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia">Upload file</a></li> </ul> </div> </div> </div> </div> </div> </div> </nav> <a href="/wiki/Main_Page" class="mw-logo"> <img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50"> <img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;"> <img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;"> </a> </div> <div class="vector-header-end"> <div id="p-search" role="search" class="vector-search-box-vue vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box"> <a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" title="Search Wikipedia [f]" accesskey="f"> Search </a> <div class="vector-typeahead-search-container"> <div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width"> <form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button"> <div id="simpleSearch" class="cdx-search-input__input-wrapper" data-search-loc="header-moved"> <div class="cdx-text-input cdx-text-input--has-start-icon"> <input class="cdx-text-input__input" type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput" > </div> <input type="hidden" name="title" value="Special:Search"> </div> <button class="cdx-button cdx-search-input__end-button">Search</button> </form> </div> </div> </div> <nav class="vector-user-links vector-user-links-wide" aria-label="Personal tools"> <div class="vector-user-links-main"> <div id="p-vector-user-menu-preferences" class="vector-menu mw-portlet emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> <div id="p-vector-user-menu-userpage" class="vector-menu mw-portlet emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> <nav class="vector-appearance-landmark" aria-label="Appearance"> <div id="vector-appearance-dropdown" class="vector-dropdown " title="Change the appearance of the page's font size, width, and color" > <input type="checkbox" id="vector-appearance-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-appearance-dropdown" class="vector-dropdown-checkbox " aria-label="Appearance" > <label id="vector-appearance-dropdown-label" for="vector-appearance-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" > Appearance </label> <div class="vector-dropdown-content"> <div id="vector-appearance-unpinned-container" class="vector-unpinned-container"> </div> </div> </div> </nav> <div id="p-vector-user-menu-notifications" class="vector-menu mw-portlet emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> <div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="pt-sitesupport-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en" class="">Donate</a> </li> <li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:CreateAccount&returnto=X86-64" title="You are encouraged to create an account and log in; however, it is not mandatory" class="">Create account</a> </li> <li id="pt-login-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:UserLogin&returnto=X86-64" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o" class="">Log in</a> </li> </ul> </div> </div> </div> <div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out" title="Log in and more options" > <input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox " aria-label="Personal tools" > <label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" > Personal tools </label> <div class="vector-dropdown-content"> <div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item" title="User menu" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="pt-sitesupport" class="user-links-collapsible-item mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en">Donate</a></li><li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&returnto=X86-64" title="You are encouraged to create an account and log in; however, it is not mandatory"> Create account</a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&returnto=X86-64" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o"> Log in</a></li> </ul> </div> </div> <div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor" > <div class="vector-menu-heading"> Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing">learn more</a> </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li> </ul> </div> </div> </div> </div> </nav> </div> </header> </div> <div class="mw-page-container"> <div class="mw-page-container-inner"> <div class="vector-sitenotice-container"> <div id="siteNotice"></div> </div> <div class="vector-column-start"> <div class="vector-main-menu-container"> <div id="mw-navigation"> <nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site"> <div id="vector-main-menu-pinned-container" class="vector-pinned-container"> </div> </nav> </div> </div> <div class="vector-sticky-pinned-container"> <nav id="mw-panel-toc" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark"> <div id="vector-toc-pinned-container" class="vector-pinned-container"> <div id="vector-toc" class="vector-toc vector-pinnable-element"> <div class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned" data-feature-name="toc-pinned" data-pinnable-element-id="vector-toc" > <h2 class="vector-pinnable-header-label">Contents</h2> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button> </div> <ul class="vector-toc-contents" id="mw-panel-toc-list"> <li id="toc-mw-content-text" class="vector-toc-list-item vector-toc-level-1"> <a href="#" class="vector-toc-link"> <div class="vector-toc-text">(Top)</div> </a> </li> <li id="toc-AMD64" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#AMD64"> <div class="vector-toc-text"> 1 AMD64 </div> </a> <button aria-controls="toc-AMD64-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle"> Toggle AMD64 subsection </button> <ul id="toc-AMD64-sublist" class="vector-toc-list"> <li id="toc-History" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#History"> <div class="vector-toc-text"> 1.1 History </div> </a> <ul id="toc-History-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Implementations" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Implementations"> <div class="vector-toc-text"> 1.2 Implementations </div> </a> <ul id="toc-Implementations-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Architectural_features" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Architectural_features"> <div class="vector-toc-text"> 1.3 Architectural features </div> </a> <ul id="toc-Architectural_features-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Virtual_address_space_details" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Virtual_address_space_details"> <div class="vector-toc-text"> 1.4 Virtual address space details </div> </a> <ul id="toc-Virtual_address_space_details-sublist" class="vector-toc-list"> <li id="toc-Canonical_form_addresses" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#Canonical_form_addresses"> <div class="vector-toc-text"> 1.4.1 Canonical form addresses </div> </a> <ul id="toc-Canonical_form_addresses-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Page_table_structure" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#Page_table_structure"> <div class="vector-toc-text"> 1.4.2 Page table structure </div> </a> <ul id="toc-Page_table_structure-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Operating_system_limits" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#Operating_system_limits"> <div class="vector-toc-text"> 1.4.3 Operating system limits </div> </a> <ul id="toc-Operating_system_limits-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-Physical_address_space_details" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Physical_address_space_details"> <div class="vector-toc-text"> 1.5 Physical address space details </div> </a> <ul id="toc-Physical_address_space_details-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Operating_modes" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Operating_modes"> <div class="vector-toc-text"> 1.6 Operating modes </div> </a> <ul id="toc-Operating_modes-sublist" class="vector-toc-list"> <li id="toc-Long_mode" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#Long_mode"> <div class="vector-toc-text"> 1.6.1 Long mode </div> </a> <ul id="toc-Long_mode-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Legacy_mode" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#Legacy_mode"> <div class="vector-toc-text"> 1.6.2 Legacy mode </div> </a> <ul id="toc-Legacy_mode-sublist" class="vector-toc-list"> <li id="toc-Protected_mode" class="vector-toc-list-item vector-toc-level-4"> <a class="vector-toc-link" href="#Protected_mode"> <div class="vector-toc-text"> 1.6.2.1 Protected mode </div> </a> <ul id="toc-Protected_mode-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Real_mode" class="vector-toc-list-item vector-toc-level-4"> <a class="vector-toc-link" href="#Real_mode"> <div class="vector-toc-text"> 1.6.2.2 Real mode </div> </a> <ul id="toc-Real_mode-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> </ul> </li> </ul> </li> <li id="toc-Intel_64" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Intel_64"> <div class="vector-toc-text"> 2 Intel 64 </div> </a> <button aria-controls="toc-Intel_64-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle"> Toggle Intel 64 subsection </button> <ul id="toc-Intel_64-sublist" class="vector-toc-list"> <li id="toc-History_2" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#History_2"> <div class="vector-toc-text"> 2.1 History </div> </a> <ul id="toc-History_2-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Implementations_2" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Implementations_2"> <div class="vector-toc-text"> 2.2 Implementations </div> </a> <ul id="toc-Implementations_2-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-X86S" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#X86S"> <div class="vector-toc-text"> 2.3 X86S </div> </a> <ul id="toc-X86S-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Advanced_Performance_Extensions" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Advanced_Performance_Extensions"> <div class="vector-toc-text"> 2.4 Advanced Performance Extensions </div> </a> <ul id="toc-Advanced_Performance_Extensions-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-VIA's_x86-64_implementation" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#VIA's_x86-64_implementation"> <div class="vector-toc-text"> 3 VIA's x86-64 implementation </div> </a> <ul id="toc-VIA's_x86-64_implementation-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Microarchitecture_levels" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Microarchitecture_levels"> <div class="vector-toc-text"> 4 Microarchitecture levels </div> </a> <ul id="toc-Microarchitecture_levels-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Differences_between_AMD64_and_Intel_64" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Differences_between_AMD64_and_Intel_64"> <div class="vector-toc-text"> 5 Differences between AMD64 and Intel 64 </div> </a> <button aria-controls="toc-Differences_between_AMD64_and_Intel_64-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle"> Toggle Differences between AMD64 and Intel 64 subsection </button> <ul id="toc-Differences_between_AMD64_and_Intel_64-sublist" class="vector-toc-list"> <li id="toc-Recent_implementations" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Recent_implementations"> <div class="vector-toc-text"> 5.1 Recent implementations </div> </a> <ul id="toc-Recent_implementations-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Older_implementations" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Older_implementations"> <div class="vector-toc-text"> 5.2 Older implementations </div> </a> <ul id="toc-Older_implementations-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-Adoption" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Adoption"> <div class="vector-toc-text"> 6 Adoption </div> </a> <ul id="toc-Adoption-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Operating_system_compatibility_and_characteristics" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Operating_system_compatibility_and_characteristics"> <div class="vector-toc-text"> 7 Operating system compatibility and characteristics </div> </a> <button aria-controls="toc-Operating_system_compatibility_and_characteristics-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle"> Toggle Operating system compatibility and characteristics subsection </button> <ul id="toc-Operating_system_compatibility_and_characteristics-sublist" class="vector-toc-list"> <li id="toc-BSD" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#BSD"> <div class="vector-toc-text"> 7.1 BSD </div> </a> <ul id="toc-BSD-sublist" class="vector-toc-list"> <li id="toc-DragonFly_BSD" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#DragonFly_BSD"> <div class="vector-toc-text"> 7.1.1 DragonFly BSD </div> </a> <ul id="toc-DragonFly_BSD-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-FreeBSD" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#FreeBSD"> <div class="vector-toc-text"> 7.1.2 FreeBSD </div> </a> <ul id="toc-FreeBSD-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-NetBSD" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#NetBSD"> <div class="vector-toc-text"> 7.1.3 NetBSD </div> </a> <ul id="toc-NetBSD-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-OpenBSD" class="vector-toc-list-item vector-toc-level-3"> <a class="vector-toc-link" href="#OpenBSD"> <div class="vector-toc-text"> 7.1.4 OpenBSD </div> </a> <ul id="toc-OpenBSD-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-DOS" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#DOS"> <div class="vector-toc-text"> 7.2 DOS </div> </a> <ul id="toc-DOS-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Linux" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Linux"> <div class="vector-toc-text"> 7.3 Linux </div> </a> <ul id="toc-Linux-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-macOS" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#macOS"> <div class="vector-toc-text"> 7.4 macOS </div> </a> <ul id="toc-macOS-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Solaris" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Solaris"> <div class="vector-toc-text"> 7.5 Solaris </div> </a> <ul id="toc-Solaris-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Windows" class="vector-toc-list-item vector-toc-level-2"> <a class="vector-toc-link" href="#Windows"> <div class="vector-toc-text"> 7.6 Windows </div> </a> <ul id="toc-Windows-sublist" class="vector-toc-list"> </ul> </li> </ul> </li> <li id="toc-Video_game_consoles" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Video_game_consoles"> <div class="vector-toc-text"> 8 Video game consoles </div> </a> <ul id="toc-Video_game_consoles-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Industry_naming_conventions" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Industry_naming_conventions"> <div class="vector-toc-text"> 9 Industry naming conventions </div> </a> <ul id="toc-Industry_naming_conventions-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Licensing" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Licensing"> <div class="vector-toc-text"> 10 Licensing </div> </a> <ul id="toc-Licensing-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-See_also" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#See_also"> <div class="vector-toc-text"> 11 See also </div> </a> <ul id="toc-See_also-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-Notes" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#Notes"> <div class="vector-toc-text"> 12 Notes </div> </a> <ul id="toc-Notes-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-References" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#References"> <div class="vector-toc-text"> 13 References </div> </a> <ul id="toc-References-sublist" class="vector-toc-list"> </ul> </li> <li id="toc-External_links" class="vector-toc-list-item vector-toc-level-1"> <a class="vector-toc-link" href="#External_links"> <div class="vector-toc-text"> 14 External links </div> </a> <ul id="toc-External_links-sublist" class="vector-toc-list"> </ul> </li> </ul> </div> </div> </nav> </div> </div> <div class="mw-content-container"> <main id="content" class="mw-body"> <header class="mw-body-header vector-page-titlebar"> <nav aria-label="Contents" class="vector-toc-landmark"> <div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left" > <input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox " aria-label="Toggle the table of contents" > <label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true" > Toggle the table of contents </label> <div class="vector-dropdown-content"> <div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container"> </div> </div> </div> </nav> <h1 id="firstHeading" class="firstHeading mw-first-heading">x86-64</h1> <div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang" > <input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 35 languages" > <label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-35" aria-hidden="true" > 35 languages </label> <div class="vector-dropdown-content"> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D8%A5%D9%83%D8%B386-64" title="إكس86-64 – Arabic" lang="ar" hreflang="ar" data-title="إكس86-64" data-language-autonym="العربية" data-language-local-name="Arabic" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Arquitectura_x86-64" title="Arquitectura x86-64 – Catalan" lang="ca" hreflang="ca" data-title="Arquitectura x86-64" data-language-autonym="Català" data-language-local-name="Catalan" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs mw-list-item"><a href="https://cs.wikipedia.org/wiki/X86-64" title="X86-64 – Czech" lang="cs" hreflang="cs" data-title="X86-64" data-language-autonym="Čeština" data-language-local-name="Czech" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-da mw-list-item"><a href="https://da.wikipedia.org/wiki/X86-64" title="X86-64 – Danish" lang="da" hreflang="da" data-title="X86-64" data-language-autonym="Dansk" data-language-local-name="Danish" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/X64" title="X64 – German" lang="de" hreflang="de" data-title="X64" data-language-autonym="Deutsch" data-language-local-name="German" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et mw-list-item"><a href="https://et.wikipedia.org/wiki/X86-64" title="X86-64 – Estonian" lang="et" hreflang="et" data-title="X86-64" data-language-autonym="Eesti" data-language-local-name="Estonian" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el mw-list-item"><a href="https://el.wikipedia.org/wiki/X86-64" title="X86-64 – Greek" lang="el" hreflang="el" data-title="X86-64" data-language-autonym="Ελληνικά" data-language-local-name="Greek" class="interlanguage-link-target">Ελληνικά</a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/X86-64" title="X86-64 – Spanish" lang="es" hreflang="es" data-title="X86-64" data-language-autonym="Español" data-language-local-name="Spanish" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/X86-64" title="X86-64 – Persian" lang="fa" hreflang="fa" data-title="X86-64" data-language-autonym="فارسی" data-language-local-name="Persian" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/X64" title="X64 – French" lang="fr" hreflang="fr" data-title="X64" data-language-autonym="Français" data-language-local-name="French" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/X86-64" title="X86-64 – Korean" lang="ko" hreflang="ko" data-title="X86-64" data-language-autonym="한국어" data-language-local-name="Korean" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hi mw-list-item"><a href="https://hi.wikipedia.org/wiki/X%E0%A5%AE%E0%A5%AC-%E0%A5%AC%E0%A5%AA" title="X८६-६४ – Hindi" lang="hi" hreflang="hi" data-title="X८६-६४" data-language-autonym="हिन्दी" data-language-local-name="Hindi" class="interlanguage-link-target">हिन्दी</a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/X86-64" title="X86-64 – Italian" lang="it" hreflang="it" data-title="X86-64" data-language-autonym="Italiano" data-language-local-name="Italian" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he mw-list-item"><a href="https://he.wikipedia.org/wiki/X86-64" title="X86-64 – Hebrew" lang="he" hreflang="he" data-title="X86-64" data-language-autonym="עברית" data-language-local-name="Hebrew" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-hu mw-list-item"><a href="https://hu.wikipedia.org/wiki/X86-64" title="X86-64 – Hungarian" lang="hu" hreflang="hu" data-title="X86-64" data-language-autonym="Magyar" data-language-local-name="Hungarian" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-ml mw-list-item"><a href="https://ml.wikipedia.org/wiki/%E0%B4%8E%E0%B4%8E%E0%B4%82%E0%B4%A1%E0%B4%BF64(X86-64)" title="എഎംഡി64(X86-64) – Malayalam" lang="ml" hreflang="ml" data-title="എഎംഡി64(X86-64)" data-language-autonym="മലയാളം" data-language-local-name="Malayalam" class="interlanguage-link-target">മലയാളം</a></li><li class="interlanguage-link interwiki-ms mw-list-item"><a href="https://ms.wikipedia.org/wiki/X86-64" title="X86-64 – Malay" lang="ms" hreflang="ms" data-title="X86-64" data-language-autonym="Bahasa Melayu" data-language-local-name="Malay" class="interlanguage-link-target">Bahasa Melayu</a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/X86-64" title="X86-64 – Dutch" lang="nl" hreflang="nl" data-title="X86-64" data-language-autonym="Nederlands" data-language-local-name="Dutch" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/X64" title="X64 – Japanese" lang="ja" hreflang="ja" data-title="X64" data-language-autonym="日本語" data-language-local-name="Japanese" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/X86-64" title="X86-64 – Norwegian Bokmål" lang="nb" hreflang="nb" data-title="X86-64" data-language-autonym="Norsk bokmål" data-language-local-name="Norwegian Bokmål" class="interlanguage-link-target">Norsk bokmål</a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/X86-64" title="X86-64 – Polish" lang="pl" hreflang="pl" data-title="X86-64" data-language-autonym="Polski" data-language-local-name="Polish" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-ro mw-list-item"><a href="https://ro.wikipedia.org/wiki/X86-64" title="X86-64 – Romanian" lang="ro" hreflang="ro" data-title="X86-64" data-language-autonym="Română" data-language-local-name="Romanian" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-qu mw-list-item"><a href="https://qu.wikipedia.org/wiki/X86-64" title="X86-64 – Quechua" lang="qu" hreflang="qu" data-title="X86-64" data-language-autonym="Runa Simi" data-language-local-name="Quechua" class="interlanguage-link-target">Runa Simi</a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/X86-64" title="X86-64 – Russian" lang="ru" hreflang="ru" data-title="X86-64" data-language-autonym="Русский" data-language-local-name="Russian" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-simple mw-list-item"><a href="https://simple.wikipedia.org/wiki/X64" title="X64 – Simple English" lang="en-simple" hreflang="en-simple" data-title="X64" data-language-autonym="Simple English" data-language-local-name="Simple English" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk mw-list-item"><a href="https://sk.wikipedia.org/wiki/X86-64" title="X86-64 – Slovak" lang="sk" hreflang="sk" data-title="X86-64" data-language-autonym="Slovenčina" data-language-local-name="Slovak" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-sl mw-list-item"><a href="https://sl.wikipedia.org/wiki/X86-64" title="X86-64 – Slovenian" lang="sl" hreflang="sl" data-title="X86-64" data-language-autonym="Slovenščina" data-language-local-name="Slovenian" class="interlanguage-link-target">Slovenščina</a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/X86-64" title="X86-64 – Serbian" lang="sr" hreflang="sr" data-title="X86-64" data-language-autonym="Српски / srpski" data-language-local-name="Serbian" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/AMD64" title="AMD64 – Swedish" lang="sv" hreflang="sv" data-title="AMD64" data-language-autonym="Svenska" data-language-local-name="Swedish" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-th mw-list-item"><a href="https://th.wikipedia.org/wiki/%E0%B9%80%E0%B8%AD%E0%B8%81%E0%B8%8B%E0%B9%8C86-64" title="เอกซ์86-64 – Thai" lang="th" hreflang="th" data-title="เอกซ์86-64" data-language-autonym="ไทย" data-language-local-name="Thai" class="interlanguage-link-target">ไทย</a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/X86-64" title="X86-64 – Turkish" lang="tr" hreflang="tr" data-title="X86-64" data-language-autonym="Türkçe" data-language-local-name="Turkish" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/X86-64" title="X86-64 – Ukrainian" lang="uk" hreflang="uk" data-title="X86-64" data-language-autonym="Українська" data-language-local-name="Ukrainian" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/X86-64" title="X86-64 – Vietnamese" lang="vi" hreflang="vi" data-title="X86-64" data-language-autonym="Tiếng Việt" data-language-local-name="Vietnamese" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh-yue mw-list-item"><a href="https://zh-yue.wikipedia.org/wiki/X86-64" title="X86-64 – Cantonese" lang="yue" hreflang="yue" data-title="X86-64" data-language-autonym="粵語" data-language-local-name="Cantonese" class="interlanguage-link-target">粵語</a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/X86-64" title="X86-64 – Chinese" lang="zh" hreflang="zh" data-title="X86-64" data-language-autonym="中文" data-language-local-name="Chinese" class="interlanguage-link-target">中文</a></li> </ul> <div class="after-portlet after-portlet-lang"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272629#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></div> </div> </div> </div> </header> <div class="vector-page-toolbar"> <div class="vector-page-toolbar-container"> <div id="left-navigation"> <nav aria-label="Namespaces"> <div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/X86-64" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:X86-64" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li> </ul> </div> </div> <div id="vector-variants-dropdown" class="vector-dropdown emptyPortlet" > <input type="checkbox" id="vector-variants-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-variants-dropdown" class="vector-dropdown-checkbox " aria-label="Change language variant" > <label id="vector-variants-dropdown-label" for="vector-variants-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true" >English </label> <div class="vector-dropdown-content"> <div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> </ul> </div> </div> </div> </div> </nav> </div> <div id="right-navigation" class="vector-collapsible"> <nav aria-label="Views"> <div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views" > <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/X86-64">Read</a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=X86-64&action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=X86-64&action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li> </ul> </div> </div> </nav> <nav class="vector-page-tools-landmark" aria-label="Page tools"> <div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown" > <input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox " aria-label="Tools" > <label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true" >Tools </label> <div class="vector-dropdown-content"> <div id="vector-page-tools-unpinned-container" class="vector-unpinned-container"> <div id="vector-page-tools" class="vector-page-tools vector-pinnable-element"> <div class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned" data-feature-name="page-tools-pinned" data-pinnable-element-id="vector-page-tools" data-pinned-container-id="vector-page-tools-pinned-container" data-unpinned-container-id="vector-page-tools-unpinned-container" > <div class="vector-pinnable-header-label">Tools</div> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button> </div> <div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items" title="More options" > <div class="vector-menu-heading"> Actions </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/X86-64">Read</a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=X86-64&action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=X86-64&action=history">View history</a></li> </ul> </div> </div> <div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb" > <div class="vector-menu-heading"> General </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/X86-64" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/X86-64" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=X86-64&oldid=1258083053" title="Permanent link to this revision of this page">Permanent link</a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=X86-64&action=info" title="More information about this page">Page information</a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&page=X86-64&id=1258083053&wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FX86-64%23Intel_64">Get shortened URL</a></li><li id="t-urlshortener-qrcode" class="mw-list-item"><a href="/w/index.php?title=Special:QrCode&url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FX86-64%23Intel_64">Download QR code</a></li> </ul> </div> </div> <div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export" > <div class="vector-menu-heading"> Print/export </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&page=X86-64&action=show-download-screen" title="Download this page as a PDF file">Download as PDF</a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=X86-64&printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li> </ul> </div> </div> <div id="p-wikibase-otherprojects" class="vector-menu mw-portlet mw-portlet-wikibase-otherprojects" > <div class="vector-menu-heading"> In other projects </div> <div class="vector-menu-content"> <ul class="vector-menu-content-list"> <li id="t-wikibase" class="wb-otherproject-link wb-otherproject-wikibase-dataitem mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272629" title="Structured data on this page hosted by Wikidata [g]" accesskey="g">Wikidata item</a></li> </ul> </div> </div> </div> </div> </div> </div> </nav> </div> </div> </div> <div class="vector-column-end"> <div class="vector-sticky-pinned-container"> <nav class="vector-page-tools-landmark" aria-label="Page tools"> <div id="vector-page-tools-pinned-container" class="vector-pinned-container"> </div> </nav> <nav class="vector-appearance-landmark" aria-label="Appearance"> <div id="vector-appearance-pinned-container" class="vector-pinned-container"> <div id="vector-appearance" class="vector-appearance vector-pinnable-element"> <div class="vector-pinnable-header vector-appearance-pinnable-header vector-pinnable-header-pinned" data-feature-name="appearance-pinned" data-pinnable-element-id="vector-appearance" data-pinned-container-id="vector-appearance-pinned-container" data-unpinned-container-id="vector-appearance-unpinned-container" > <div class="vector-pinnable-header-label">Appearance</div> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-appearance.pin">move to sidebar</button> <button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-appearance.unpin">hide</button> </div> </div> </div> </nav> </div> </div> <div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container> <div class="vector-body-before-content"> <div class="mw-indicators"> </div> <div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div> </div> <div id="contentSub"><div id="mw-content-subtitle">(Redirected from <a href="/w/index.php?title=Intel_64&redirect=no" class="mw-redirect" title="Intel 64">Intel 64</a>)</div></div> <div id="mw-content-text" class="mw-body-content"><div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">64-bit version of x86 architecture</div> <style data-mw-deduplicate="TemplateStyles:r1236090951">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}@media print{body.ns-0 .mw-parser-output .hatnote{display:none!important}}</style><div role="note" class="hatnote navigation-not-searchable">"Intel 64" redirects here. For the Intel 64-bit architecture in Itanium chips, see <a href="/wiki/IA-64" title="IA-64">IA-64</a>.</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">"x64" redirects here. For the New York City bus route, see <a href="/wiki/X64_(New_York_City_bus)" class="mw-redirect" title="X64 (New York City bus)">X64 (New York City bus)</a>.</div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:AMD_Opteron_146_Venus,_2005.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/220px-AMD_Opteron_146_Venus%2C_2005.jpg" decoding="async" width="220" height="221" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/330px-AMD_Opteron_146_Venus%2C_2005.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/440px-AMD_Opteron_146_Venus%2C_2005.jpg 2x" data-file-width="1003" data-file-height="1008" /></a><figcaption><a href="/wiki/AMD" title="AMD">AMD</a> <a href="/wiki/Opteron" title="Opteron">Opteron</a>, the first CPU to introduce the x86-64 extensions in April 2003</figcaption></figure> <figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:AMD_x86-64_Architecture_Programmers_Manuals.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/220px-AMD_x86-64_Architecture_Programmers_Manuals.jpg" decoding="async" width="220" height="155" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/330px-AMD_x86-64_Architecture_Programmers_Manuals.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/440px-AMD_x86-64_Architecture_Programmers_Manuals.jpg 2x" data-file-width="768" data-file-height="540" /></a><figcaption>The five-volume set of the x86-64 Architecture Programmer's Manual, as published and distributed by AMD in 2002</figcaption></figure> x86-64 (also known as x64, x86_64, AMD64, and Intel 64)<a href="#cite_note-11">[note 1]</a> is a <a href="/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> version of the <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>, first announced in 1999. It introduced two new modes of operation, 64-bit mode and compatibility mode, along with a new 4-level <a href="/wiki/Paging" class="mw-redirect" title="Paging">paging</a> mode. With 64-bit mode and the new paging mode, it supports vastly larger amounts of <a href="/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> and <a href="/wiki/Physical_memory" class="mw-redirect" title="Physical memory">physical memory</a> than was possible on its <a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a> predecessors, allowing programs to store larger amounts of data in memory. x86-64 also expands <a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> to 64-bit, and expands the number of them from 8 (some of which had limited or fixed functionality, e.g. for stack management) to 16 (fully general), and provides numerous other enhancements. <a href="/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">Floating-point arithmetic</a> is supported via mandatory <a href="/wiki/SSE2" title="SSE2">SSE2</a>-like instructions[<a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="The AMD64 Architecture’s Programmers Manual Volume 1 pg 276f recommends that the programmer checks for SSE2 support, The Xeon Phi claims that it only supports AVX/AVX2/AVX512 and not SSE (August 2024)">citation needed</a>], and <a href="/wiki/X87" title="X87">x87</a>/<a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> style registers are generally not used (but still available even in 64-bit mode); instead, a set of 16 <a href="/wiki/Vector_registers" class="mw-redirect" title="Vector registers">vector registers</a>, 128 bits each, is used. (Each register can store one or two <a href="/wiki/Double-precision_floating-point_format" title="Double-precision floating-point format">double-precision</a> numbers or one to four <a href="/wiki/Single-precision_floating-point_format" title="Single-precision floating-point format">single-precision</a> numbers, or various integer formats.) In 64-bit mode, instructions are modified to support 64-bit <a href="/wiki/Operands" class="mw-redirect" title="Operands">operands</a> and 64-bit <a href="/wiki/Addressing_mode" title="Addressing mode">addressing mode</a>. The compatibility mode defined in the architecture allows 16-bit and 32-bit <a href="/wiki/User_space" class="mw-redirect" title="User space">user applications</a> to run unmodified, coexisting with 64-bit applications if the 64-bit operating system supports them.<a href="#cite_note-amd-24593-12">[11]</a><a href="#cite_note-14">[note 2]</a> As the full x86 16-bit and 32-bit instruction sets remain implemented in hardware without any intervening emulation, these older <a href="/wiki/Executable" title="Executable">executables</a> can run with little or no performance penalty,<a href="#cite_note-x86-compat-perf-15">[13]</a> while newer or modified applications can take advantage of new features of the processor design to achieve performance improvements. Also, a processor supporting x86-64 still powers on in <a href="/wiki/Real_mode" title="Real mode">real mode</a> for full <a href="/wiki/Backward_compatibility" title="Backward compatibility">backward compatibility</a> with the <a href="/wiki/Intel_8086" title="Intel 8086">8086</a>, as x86 processors supporting <a href="/wiki/Protected_mode" title="Protected mode">protected mode</a> have done since the <a href="/wiki/Intel_80286" title="Intel 80286">80286</a>. The original specification, created by <a href="/wiki/AMD" title="AMD">AMD</a> and released in 2000, has been implemented by AMD, <a href="/wiki/Intel_Corporation" class="mw-redirect" title="Intel Corporation">Intel</a>, and <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. The <a href="/wiki/AMD_K8" title="AMD K8">AMD K8</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>, in the <a href="/wiki/Opteron" title="Opteron">Opteron</a> and <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> processors, was the first to implement it. This was the first significant addition to the <a href="/wiki/X86" title="X86">x86</a> architecture designed by a company other than Intel. Intel was forced to follow suit and introduced a modified <a href="/wiki/NetBurst" title="NetBurst">NetBurst</a> family which was software-compatible with AMD's specification. <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced x86-64 in their VIA Isaiah architecture, with the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a>. The x86-64 architecture was quickly adopted for desktop and laptop personal computers and servers which were commonly configured for 16 GiB (<a href="/wiki/Gibibyte" class="mw-redirect" title="Gibibyte">gibibytes</a>) of memory or more. It has effectively replaced the discontinued Intel <a href="/wiki/Itanium" title="Itanium">Itanium</a> architecture (formerly <a href="/wiki/IA-64" title="IA-64">IA-64</a>), which was originally intended to replace the x86 architecture. x86-64 and Itanium are not compatible on the native instruction set level, and operating systems and applications compiled for one architecture cannot be run on the other natively. <meta property="mw:PageProp/toc" /> <div class="mw-heading mw-heading2"><h2 id="AMD64">AMD64</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=1" title="Edit section: AMD64">edit</a>]</div> <figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:AMD64_Logo.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/1/1a/AMD64_Logo.svg/110px-AMD64_Logo.svg.png" decoding="async" width="110" height="110" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/1a/AMD64_Logo.svg/165px-AMD64_Logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/1a/AMD64_Logo.svg/220px-AMD64_Logo.svg.png 2x" data-file-width="144" data-file-height="144" /></a><figcaption>AMD64 logo</figcaption></figure> <div class="mw-heading mw-heading3"><h3 id="History">History</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=2" title="Edit section: History">edit</a>]</div> AMD64 (also variously referred to by <a href="/wiki/AMD" title="AMD">AMD</a> in their literature and documentation as “AMD 64-bit Technology” and “AMD x86-64 Architecture”) was created as an alternative to the radically different <a href="/wiki/IA-64" title="IA-64">IA-64</a> architecture designed by <a href="/wiki/Intel" title="Intel">Intel</a> and <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>, which was <a href="/wiki/Backward_compatibility" title="Backward compatibility">backward-incompatible</a> with <a href="/wiki/IA-32" title="IA-32">IA-32</a>, the 32-bit version of the <a href="/wiki/X86" title="X86">x86</a> architecture. AMD originally announced AMD64 in 1999<a href="#cite_note-16">[14]</a> with a full specification available in August 2000.<a href="#cite_note-17">[15]</a> As AMD was never invited to be a contributing party for the IA-64 architecture and any kind of licensing seemed unlikely, the AMD64 architecture was positioned by AMD from the beginning as an evolutionary way to add <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit computing</a> capabilities to the existing x86 architecture while supporting legacy 32-bit x86 <a href="/wiki/Machine_code" title="Machine code">code</a>, as opposed to Intel's approach of creating an entirely new, completely x86-incompatible 64-bit architecture with IA-64. The first AMD64-based processor, the <a href="/wiki/Opteron" title="Opteron">Opteron</a>, was released in April 2003. <div class="mw-heading mw-heading3"><h3 id="Implementations">Implementations</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=3" title="Edit section: Implementations">edit</a>]</div> AMD's processors implementing the AMD64 architecture include <a href="/wiki/Opteron" title="Opteron">Opteron</a>, <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, <a href="/wiki/Athlon_64_FX" class="mw-redirect" title="Athlon 64 FX">Athlon 64 FX</a>, <a href="/wiki/Athlon_II" title="Athlon II">Athlon II</a> (followed by "X2", "X3", or "X4" to indicate the number of cores, and XLT models), <a href="/wiki/Turion_64" class="mw-redirect" title="Turion 64">Turion 64</a>, <a href="/wiki/Turion_64_X2" class="mw-redirect" title="Turion 64 X2">Turion 64 X2</a>, <a href="/wiki/Sempron" title="Sempron">Sempron</a> ("Palermo" E6 stepping and all "Manila" models), <a href="/wiki/Phenom_(processor)" class="mw-redirect" title="Phenom (processor)">Phenom</a> (followed by "X3" or "X4" to indicate the number of cores), <a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a> (followed by "X2", "X3", "X4" or "X6" to indicate the number of cores), <a href="/wiki/AMD_FX" title="AMD FX">FX</a>, <a href="/wiki/AMD_Accelerated_Processing_Unit" class="mw-redirect" title="AMD Accelerated Processing Unit">Fusion/APU</a> and <a href="/wiki/Ryzen" title="Ryzen">Ryzen</a>/<a href="/wiki/Epyc" title="Epyc">Epyc</a>. <div class="mw-heading mw-heading3"><h3 id="Architectural_features">Architectural features</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=4" title="Edit section: Architectural features">edit</a>]</div> The primary defining characteristic of AMD64 is the availability of 64-bit general-purpose <a href="/wiki/Processor_register" title="Processor register">processor registers</a> (for example, <style data-mw-deduplicate="TemplateStyles:r886049734">.mw-parser-output .monospaced{font-family:monospace,monospace}</style>rax), 64-bit <a href="/wiki/Integer_(computer_science)" title="Integer (computer science)">integer</a> arithmetic and logical operations, and 64-bit <a href="/wiki/Protected_Virtual_Address_Mode" class="mw-redirect" title="Protected Virtual Address Mode">virtual addresses</a>.<a href="#cite_note-18">[16]</a> The designers took the opportunity to make other improvements as well. Notable changes in the 64-bit extensions include: <dl><dt>64-bit integer capability</dt> <dd>All <a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> (GPRs) are expanded from 32 <a href="/wiki/Bit" title="Bit">bits</a> to 64 bits, and all arithmetic and logical operations, memory-to-register and register-to-memory operations, etc., can operate directly on 64-bit integers. <a href="/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">Pushes and pops</a> on the <a href="/wiki/Stack_register" title="Stack register">stack</a> default to 8-byte strides, and <a href="/wiki/Pointer_(computer_programming)" title="Pointer (computer programming)">pointers</a> are 8 bytes wide.</dd> <dt>Additional registers</dt> <dd>In addition to increasing the size of the general-purpose registers, the number of named general-purpose registers is increased from eight (i.e. <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">eax, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">ecx, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">edx, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">ebx, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">esp, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">ebp, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">esi, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">edi) in x86 to 16 (i.e. <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rax, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rcx, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rdx, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rbx, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rsp, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rbp, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rsi, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">rdi, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r8, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r9, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r10, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r11, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r12, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r13, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r14, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">r15). It is therefore possible to keep more local variables in registers rather than on the stack, and to let registers hold frequently accessed constants; arguments for small and fast subroutines may also be passed in registers to a greater extent.</dd> <dd>AMD64 still has fewer registers than many <a href="/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction sets</a> (e.g. <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a> has 32 GPRs; <a href="/wiki/ARM_architecture#64/32-bit_architecture" class="mw-redirect" title="ARM architecture">64-bit ARM</a>, <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a> I, <a href="/wiki/SPARC" title="SPARC">SPARC</a>, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, and <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> have 31) or <a href="/wiki/VLIW" class="mw-redirect" title="VLIW">VLIW</a>-like machines such as the <a href="/wiki/IA-64" title="IA-64">IA-64</a> (which has 128 registers). However, an AMD64 implementation may have far more internal registers than the number of architectural registers exposed by the instruction set (see <a href="/wiki/Register_renaming" title="Register renaming">register renaming</a>). (For example, AMD Zen cores have 168 64-bit integer and 160 128-bit vector floating-point physical internal registers.)</dd> <dt>Additional XMM (SSE) registers</dt> <dd>Similarly, the number of 128-bit XMM registers (used for <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD</a> instructions) is also increased from 8 to 16.</dd> <dd>The traditional x87 FPU register stack is not included in the register file size extension in 64-bit mode, compared with the XMM registers used by SSE2, which did get extended. The <a href="/wiki/X87" title="X87">x87</a> register stack is not a simple register file although it does allow direct access to individual registers by low cost exchange operations.</dd> <dt>Larger virtual address space</dt> <dd>The AMD64 architecture defines a 64-bit virtual address format, of which the low-order 48 bits are used in current implementations.<a href="#cite_note-amd-24593-12">[11]</a>: 120  This allows up to 256 <a href="/wiki/Tebibyte" class="mw-redirect" title="Tebibyte">TiB</a> (248 <a href="/wiki/Byte" title="Byte">bytes</a>) of virtual address space. The architecture definition allows this limit to be raised in future implementations to the full 64 bits,<a href="#cite_note-amd-24593-12">[11]</a>: 2 : 3 : 13 : 117 : 120  extending the virtual address space to 16 <a href="/wiki/Exbibyte" class="mw-redirect" title="Exbibyte">EiB</a> (264 bytes).<a href="#cite_note-19">[17]</a> This is compared to just 4 <a href="/wiki/Gibibyte" class="mw-redirect" title="Gibibyte">GiB</a> (232 bytes) for the x86.<a href="#cite_note-intel-253668-20">[18]</a></dd> <dd>This means that very large files can be operated on by <a href="/wiki/Memory-mapped_file" title="Memory-mapped file">mapping</a> the entire file into the process's address space (which is often much faster than working with file read/write calls), rather than having to map regions of the file into and out of the address space.</dd> <dt>Larger physical address space</dt> <dd>The original implementation of the AMD64 architecture implemented 40-bit <a href="/wiki/Physical_address" title="Physical address">physical addresses</a> and so could address up to 1 TiB (240 bytes) of RAM.<a href="#cite_note-amd-24593-12">[11]</a>: 24  Current implementations of the AMD64 architecture (starting from <a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">AMD 10h microarchitecture</a>) extend this to 48-bit physical addresses<a href="#cite_note-amd10h-21">[19]</a> and therefore can address up to 256 TiB (248 bytes) of RAM. The architecture permits extending this to 52 bits in the future<a href="#cite_note-amd-24593-12">[11]</a>: 24 <a href="#cite_note-22">[20]</a> (limited by the page table entry format);<a href="#cite_note-amd-24593-12">[11]</a>: 131  this would allow addressing of up to 4 PiB of RAM. For comparison, 32-bit x86 processors are limited to 64 GiB of RAM in <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode,<a href="#cite_note-shanley-ppro-23">[21]</a> or 4 GiB of RAM without PAE mode.<a href="#cite_note-amd-24593-12">[11]</a>: 4 </dd> <dt>Larger physical address space in legacy mode</dt> <dd>When operating in <a href="/wiki/Legacy_mode" title="Legacy mode">legacy mode</a> the AMD64 architecture supports <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode, as do most current x86 processors, but AMD64 extends PAE from 36 bits to an architectural limit of 52 bits of physical address. Any implementation, therefore, allows the same physical address limit as under <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<a href="#cite_note-amd-24593-12">[11]</a>: 24 </dd> <dt>Instruction pointer relative data access</dt> <dd>Instructions can now reference data relative to the instruction pointer (RIP register). This makes <a href="/wiki/Position-independent_code" title="Position-independent code">position-independent code</a>, as is often used in <a href="/wiki/Library_(computing)#Shared_libraries" title="Library (computing)">shared libraries</a> and code loaded at run time, more efficient.</dd> <dt>SSE instructions</dt> <dd>The original AMD64 architecture adopted Intel's <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> and <a href="/wiki/SSE2" title="SSE2">SSE2</a> as core instructions. These instruction sets provide a vector supplement to the scalar <a href="/wiki/X87" title="X87">x87</a> FPU, for the single-precision and double-precision data types. SSE2 also offers integer vector operations, for data types ranging from 8bit to 64bit precision. This makes the vector capabilities of the architecture on par with those of the most advanced x86 processors of its time. These instructions can also be used in 32-bit mode. The proliferation of 64-bit processors has made these vector capabilities ubiquitous in home computers, allowing the improvement of the standards of 32-bit applications. The 32-bit edition of Windows 8, for example, requires the presence of SSE2 instructions.<a href="#cite_note-24">[22]</a> <a href="/wiki/SSE3" title="SSE3">SSE3</a> instructions and later <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> instruction sets are not standard features of the architecture.</dd> <dt>No-Execute bit</dt> <dd>The No-Execute bit or <a href="/wiki/NX_bit" title="NX bit">NX bit</a> (bit 63 of the page table entry) allows the operating system to specify which pages of virtual address space can contain executable code and which cannot. An attempt to execute code from a page tagged "no execute" will result in a memory access violation, similar to an attempt to write to a read-only page. This should make it more difficult for malicious code to take control of the system via "<a href="/wiki/Buffer_overflow" title="Buffer overflow">buffer overrun</a>" or "unchecked buffer" attacks. A similar feature has been available on x86 processors since the <a href="/wiki/80286" class="mw-redirect" title="80286">80286</a> as an attribute of <a href="/wiki/Segment_descriptor" title="Segment descriptor">segment descriptors</a>; however, this works only on an entire segment at a time.</dd> <dd><a href="/wiki/X86_memory_segmentation" title="X86 memory segmentation">Segmented addressing</a> has long been considered an obsolete mode of operation, and all current PC operating systems in effect bypass it, setting all segments to a base address of zero and (in their 32-bit implementation) a size of 4 GiB. AMD was the first x86-family vendor to implement no-execute in linear addressing mode. The feature is also available in legacy mode on AMD64 processors, and recent Intel x86 processors, when PAE is used.</dd> <dt>Removal of older features</dt> <dd>A few "system programming" features of the x86 architecture were either unused or underused in modern operating systems and are either not available on AMD64 in long (64-bit and compatibility) mode, or exist only in limited form. These include segmented addressing (although the FS and GS segments are retained in vestigial form for use as extra-base pointers to operating system structures),<a href="#cite_note-amd-24593-12">[11]</a>: 70  the <a href="/wiki/Task_State_Segment" class="mw-redirect" title="Task State Segment">task state switch</a> mechanism, and <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. These features remain fully implemented in "legacy mode", allowing these processors to run 32-bit and 16-bit operating systems without modifications. Some instructions that proved to be rarely useful are not supported in 64-bit mode, including saving/restoring of segment registers on the stack, saving/restoring of all registers (PUSHA/POPA), decimal arithmetic, BOUND and INTO instructions, and "far" jumps and calls with immediate operands.</dd></dl> <div class="mw-heading mw-heading3"><h3 id="Virtual_address_space_details">Virtual address space details</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=5" title="Edit section: Virtual address space details">edit</a>]</div> <div class="mw-heading mw-heading4"><h4 id="Canonical_form_addresses">Canonical form addresses</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=6" title="Edit section: Canonical form addresses">edit</a>]</div> <style data-mw-deduplicate="TemplateStyles:r1237032888/mw-parser-output/.tmulti">.mw-parser-output .tmulti .multiimageinner{display:flex;flex-direction:column}.mw-parser-output .tmulti .trow{display:flex;flex-direction:row;clear:left;flex-wrap:wrap;width:100%;box-sizing:border-box}.mw-parser-output .tmulti .tsingle{margin:1px;float:left}.mw-parser-output .tmulti .theader{clear:both;font-weight:bold;text-align:center;align-self:center;background-color:transparent;width:100%}.mw-parser-output .tmulti .thumbcaption{background-color:transparent}.mw-parser-output .tmulti .text-align-left{text-align:left}.mw-parser-output .tmulti .text-align-right{text-align:right}.mw-parser-output .tmulti .text-align-center{text-align:center}@media all and (max-width:720px){.mw-parser-output .tmulti .thumbinner{width:100%!important;box-sizing:border-box;max-width:none!important;align-items:center}.mw-parser-output .tmulti .trow{justify-content:center}.mw-parser-output .tmulti .tsingle{float:none!important;max-width:100%!important;box-sizing:border-box;text-align:center}.mw-parser-output .tmulti .tsingle .thumbcaption{text-align:left}.mw-parser-output .tmulti .trow>.thumbcaption{text-align:center}}@media screen{html.skin-theme-clientpref-night .mw-parser-output .tmulti .multiimageinner img{background-color:white}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .tmulti .multiimageinner img{background-color:white}}</style><div class="thumb tmulti tright"><div class="thumbinner multiimageinner" style="width:462px;max-width:462px"><div class="trow"><div class="theader">Canonical address space implementations (diagrams not to scale)</div></div><div class="trow"><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><a href="/wiki/File:AMD64-canonical--48-bit.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/150px-AMD64-canonical--48-bit.svg.png" decoding="async" width="150" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/225px-AMD64-canonical--48-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/300px-AMD64-canonical--48-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></div><div class="thumbcaption">Current 48-bit implementation</div></div><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><a href="/wiki/File:AMD64-canonical--57-bit.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/be/AMD64-canonical--57-bit.svg/150px-AMD64-canonical--57-bit.svg.png" decoding="async" width="150" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/be/AMD64-canonical--57-bit.svg/225px-AMD64-canonical--57-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/be/AMD64-canonical--57-bit.svg/300px-AMD64-canonical--57-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></div><div class="thumbcaption">57-bit implementation</div></div><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><a href="/wiki/File:AMD64-canonical--64-bit.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/150px-AMD64-canonical--64-bit.svg.png" decoding="async" width="150" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/225px-AMD64-canonical--64-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/300px-AMD64-canonical--64-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></div><div class="thumbcaption">64-bit implementation</div></div></div></div></div> Although virtual addresses are 64 bits wide in 64-bit mode, current implementations (and all chips that are known to be in the planning stages) do not allow the entire virtual address space of 264 bytes (16 <a href="/wiki/Exbibyte" class="mw-redirect" title="Exbibyte">EiB</a>) to be used. This would be approximately four billion times the size of the virtual address space on 32-bit machines. Most operating systems and applications will not need such a large address space for the foreseeable future, so implementing such wide virtual addresses would simply increase the complexity and cost of address translation with no real benefit. AMD, therefore, decided that, in the first implementations of the architecture, only the least significant 48 bits of a virtual address would actually be used in address translation (<a href="/wiki/Page_table" title="Page table">page table</a> lookup).<a href="#cite_note-amd-24593-12">[11]</a>: 120  In addition, the AMD specification requires that the most significant 16 bits of any virtual address, bits 48 through 63, must be copies of bit 47 (in a manner akin to <a href="/wiki/Sign_extension" title="Sign extension">sign extension</a>). If this requirement is not met, the processor will raise an exception.<a href="#cite_note-amd-24593-12">[11]</a>: 131  Addresses complying with this rule are referred to as "canonical form."<a href="#cite_note-amd-24593-12">[11]</a>: 130  Canonical form addresses run from 0 through 00007FFF'FFFFFFFF, and from FFFF8000'00000000 through FFFFFFFF'FFFFFFFF, for a total of 256 <a href="/wiki/Tebibyte" class="mw-redirect" title="Tebibyte">TiB</a> of usable virtual address space. This is still 65,536 times larger than the virtual 4 GiB address space of 32-bit machines. This feature eases later scalability to true 64-bit addressing. Many operating systems (including, but not limited to, the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family) take the higher-addressed half of the address space (named <a href="/wiki/Kernel_space" class="mw-redirect" title="Kernel space">kernel space</a>) for themselves and leave the lower-addressed half (<a href="/wiki/User_space" class="mw-redirect" title="User space">user space</a>) for application code, user mode stacks, heaps, and other data regions.<a href="#cite_note-win-lim-msdn-25">[23]</a> The "canonical address" design ensures that every AMD64 compliant implementation has, in effect, two memory halves: the lower half starts at 00000000'00000000 and "grows upwards" as more virtual address bits become available, while the higher half is "docked" to the top of the address space and grows downwards. Also, enforcing the "canonical form" of addresses by checking the unused address bits prevents their use by the operating system in <a href="/wiki/Tagged_pointer" title="Tagged pointer">tagged pointers</a> as flags, privilege markers, etc., as such use could become problematic when the architecture is extended to implement more virtual address bits. The first versions of Windows for x64 did not even use the full 256 TiB; they were restricted to just 8 TiB of user space and 8 TiB of kernel space.<a href="#cite_note-win-lim-msdn-25">[23]</a> Windows did not support the entire 48-bit address space until <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a>, which was released in October 2013.<a href="#cite_note-win-lim-msdn-25">[23]</a> <div class="mw-heading mw-heading4"><h4 id="Page_table_structure">Page table structure</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=7" title="Edit section: Page table structure">edit</a>]</div> <figure class="mw-halign-right" typeof="mw:File"><a href="/wiki/File:X86_Paging_64bit.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/9/9b/X86_Paging_64bit.svg/555px-X86_Paging_64bit.svg.png" decoding="async" width="555" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/9b/X86_Paging_64bit.svg/833px-X86_Paging_64bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/9b/X86_Paging_64bit.svg/1110px-X86_Paging_64bit.svg.png 2x" data-file-width="873" data-file-height="414" /></a><figcaption></figcaption></figure> The 64-bit addressing mode ("<a href="/wiki/Long_mode" title="Long mode">long mode</a>") is a superset of <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extensions</a> (PAE); because of this, <a href="/wiki/Paging" class="mw-redirect" title="Paging">page</a> sizes may be 4 <a href="/wiki/Kibibyte" class="mw-redirect" title="Kibibyte">KiB</a> (212 bytes) or 2 <a href="/wiki/Mebibyte" class="mw-redirect" title="Mebibyte">MiB</a> (221 bytes).<a href="#cite_note-amd-24593-12">[11]</a>: 120  Long mode also supports page sizes of 1 <a href="/wiki/Gibibyte" class="mw-redirect" title="Gibibyte">GiB</a> (230 bytes).<a href="#cite_note-amd-24593-12">[11]</a>: 120  Rather than the three-level <a href="/wiki/Page_table" title="Page table">page table</a> system used by systems in PAE mode, systems running in <a href="/wiki/Long_mode" title="Long mode">long mode</a> use four levels of page table: PAE's Page-Directory Pointer Table is extended from four entries to 512, and an additional Page-Map Level 4 (PML4) Table is added, containing 512 entries in 48-bit implementations.<a href="#cite_note-amd-24593-12">[11]</a>: 131  A full mapping hierarchy of 4 KiB pages for the whole 48-bit space would take a bit more than 512 <a href="/wiki/Gibibyte" class="mw-redirect" title="Gibibyte">GiB</a> of memory (about 0.195% of the 256 TiB virtual space). <dl><dd><table class="wikitable" style="text-align:center"> <caption>64 bit page table entry </caption> <tbody><tr style="border-top:2px solid #777777;"> <th>Bits: </th> <th>63 </th> <th colspan="11">62 … 52 </th> <th colspan="20">51 … 32 </th></tr> <tr style="border-bottom:2px solid #777777;"> <th>Content: </th> <td><a href="/wiki/NX_bit" title="NX bit">NX</a> </td> <td colspan="11" style="background-color:#ccc;">reserved </td> <td colspan="20">Bit 51…32 of base address </td></tr> <tr> <th>Bits: </th> <th colspan="20">31 … 12 </th> <th colspan="3">11 … 9 </th> <th>8 </th> <th>7 </th> <th>6 </th> <th>5 </th> <th>4 </th> <th>3 </th> <th>2 </th> <th>1 </th> <th>0 </th></tr> <tr style="border-bottom:2px solid #777777;"> <th>Content: </th> <td colspan="20">Bit 31…12 of base address </td> <td colspan="3">ign. </td> <td>G </td> <td>PAT </td> <td>D </td> <td>A </td> <td>PCD </td> <td>PWT </td> <td>U/S </td> <td>R/W </td> <td>P </td></tr></tbody></table></dd></dl> Intel has implemented a scheme with a <a href="/wiki/Intel_5-level_paging" title="Intel 5-level paging">5-level page table</a>, which allows Intel 64 processors to support a 57-bit virtual address space.<a href="#cite_note-26">[24]</a> Further extensions may allow full 64-bit virtual address space and physical memory with 12-bit page table descriptors and 16- or 21-bit memory offsets for 64 KiB and 2 MiB page allocation sizes; the page table entry would be expanded to 128 bits to support additional hardware flags for page size and virtual address space size.<a href="#cite_note-27">[25]</a> <div class="mw-heading mw-heading4"><h4 id="Operating_system_limits">Operating system limits</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=8" title="Edit section: Operating system limits">edit</a>]</div> The operating system can also limit the virtual address space. Details, where applicable, are given in the "<a href="#Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</a>" section. <div class="mw-heading mw-heading3"><h3 id="Physical_address_space_details">Physical address space details</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=9" title="Edit section: Physical address space details">edit</a>]</div> Current AMD64 processors support a physical address space of up to 248 bytes of RAM, or 256 <a href="/wiki/Tebibyte" class="mw-redirect" title="Tebibyte">TiB</a>.<a href="#cite_note-amd10h-21">[19]</a> However, as of 2020<a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86-64&action=edit">[update]</a>, there were no known x86-64 <a href="/wiki/Motherboard" title="Motherboard">motherboards</a> that support 256 TiB of RAM.<a href="#cite_note-28">[26]</a><a href="#cite_note-29">[27]</a><a href="#cite_note-30">[28]</a><a href="#cite_note-31">[29]</a>[<a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">failed verification</a>] The operating system may place additional limits on the amount of RAM that is usable or supported. Details on this point are given in the "<a href="#Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</a>" section of this article. <div class="mw-heading mw-heading3"><h3 id="Operating_modes">Operating modes</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=10" title="Edit section: Operating modes">edit</a>]</div> The architecture has two primary modes of operation: long mode and legacy mode. <table class="wikitable" style="text-align: center;"> <tbody><tr> <th colspan="2">Operating </th> <th rowspan="2"><a href="/wiki/Operating_system" title="Operating system">Operating system</a> required </th> <th rowspan="2">Type of code being run </th> <th colspan="2">Size (in bits) </th> <th rowspan="2">No. of <a href="/wiki/Register_file" title="Register file">general-purpose registers</a> </th></tr> <tr> <th>mode </th> <th>sub-mode </th> <th>addresses </th> <th>operands (default in italics) </th></tr> <tr> <td rowspan="3"><a href="/wiki/Long_mode" title="Long mode">Long mode</a> </td> <td>64-bit mode </td> <td>64-bit OS, 64-bit <a href="/wiki/UEFI" title="UEFI">UEFI</a> firmware, or the previous two interacting via a 64-bit firmware's UEFI interface </td> <td><a href="/wiki/Long_mode" title="Long mode">64-bit</a> </td> <td>64 </td> <td>8, 16, 32, 64 </td> <td>16 </td></tr> <tr> <td rowspan="2">Compatibility mode </td> <td rowspan="2"><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a> or 64-bit OS </td> <td><a href="/wiki/Protected_mode#The_386" title="Protected mode">32-bit</a> </td> <td>32 </td> <td>8, 16, 32 </td> <td>8 </td></tr> <tr> <td><a href="/wiki/Protected_mode#The_286" title="Protected mode">16-bit protected mode</a> </td> <td>16 </td> <td>8, 16, 32 </td> <td>8 </td></tr> <tr> <td rowspan="5">Legacy mode </td> <td rowspan="2"><a href="/wiki/Protected_mode" title="Protected mode">Protected mode</a> </td> <td><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a>, 32-bit OS, 32-bit UEFI firmware, or the latter two interacting via the firmware's UEFI interface </td> <td><a href="/wiki/Protected_mode#The_386" title="Protected mode">32-bit</a> </td> <td>32 </td> <td>8, 16, 32 </td> <td>8 </td></tr> <tr> <td>16-bit protected mode OS </td> <td><a href="/wiki/Protected_mode#The_286" title="Protected mode">16-bit protected mode</a> </td> <td>16 </td> <td>8, 16, 32<a href="#cite_note-opsize-prefix-32">[m 1]</a> </td> <td>8 </td></tr> <tr> <td><a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a> </td> <td>16-bit protected mode or 32-bit OS </td> <td>subset of <a href="/wiki/Real_mode" title="Real mode">real mode</a> </td> <td>16 </td> <td>8, 16, 32<a href="#cite_note-opsize-prefix-32">[m 1]</a> </td> <td>8 </td></tr> <tr> <td><a href="/wiki/Unreal_mode" title="Unreal mode">Unreal mode</a> </td> <td><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a> or real mode OS </td> <td><a href="/wiki/Real_mode" title="Real mode">real mode</a> </td> <td>16, 20, 32 </td> <td>8, 16, 32<a href="#cite_note-opsize-prefix-32">[m 1]</a> </td> <td>8 </td></tr> <tr> <td><a href="/wiki/Real_mode" title="Real mode">Real mode</a> </td> <td><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a>, real mode OS, or any OS interfacing with a firmware's <a href="/wiki/BIOS" title="BIOS">BIOS</a> interface<a href="#cite_note-AMIBlog-33">[30]</a> </td> <td><a href="/wiki/Real_mode" title="Real mode">real mode</a> </td> <td>16, 20, <a href="/wiki/A20_line" title="A20 line">21</a> </td> <td>8, 16, 32<a href="#cite_note-opsize-prefix-32">[m 1]</a> </td> <td>8 </td></tr></tbody></table> <style data-mw-deduplicate="TemplateStyles:r1239543626">.mw-parser-output .reflist{margin-bottom:0.5em;list-style-type:decimal}@media screen{.mw-parser-output .reflist{font-size:90%}}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist"> <div class="mw-references-wrap"><ol class="references"> <li id="cite_note-opsize-prefix-32">^ <a href="#cite_ref-opsize-prefix_32-0">a</a> <a href="#cite_ref-opsize-prefix_32-1">b</a> <a href="#cite_ref-opsize-prefix_32-2">c</a> <a href="#cite_ref-opsize-prefix_32-3">d</a> Note that 16-bit code written for the 80286 and below does not use 32-bit operand instructions. Code written for the 80386 and above can use the operand-size override prefix (0x66). Normally this prefix is used by protected and long mode code for the purpose of using 16-bit operands, as that code would be running in a code segment with a default operand size of 32 bits. In real mode, the default operand size is 16 bits, so the 0x66 prefix is interpreted differently, changing operand size to 32 bits. </li> </ol></div></div> <figure typeof="mw:File/Thumb"><a href="/wiki/File:AMD64StateDiagram.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/400px-AMD64StateDiagram.svg.png" decoding="async" width="400" height="309" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/600px-AMD64StateDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/800px-AMD64StateDiagram.svg.png 2x" data-file-width="990" data-file-height="765" /></a><figcaption>State diagram of the x86-64 operating modes</figcaption></figure> <div class="mw-heading mw-heading4"><h4 id="Long_mode">Long mode</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=11" title="Edit section: Long mode">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Long_mode" title="Long mode">Long mode</a></div> Long mode is the architecture's intended primary mode of operation; it is a combination of the processor's native 64-bit mode and a combined 32-bit and 16-bit compatibility mode. It is used by 64-bit operating systems. Under a 64-bit operating system, 64-bit programs run under 64-bit mode, and 32-bit and 16-bit protected mode applications (that do not need to use either real mode or virtual 8086 mode in order to execute at any time) run under compatibility mode. Real-mode programs and programs that use virtual 8086 mode at any time cannot be run in long mode unless those modes are emulated in software.<a href="#cite_note-amd-24593-12">[11]</a>: 11  However, such programs may be started from an operating system running in long mode on processors supporting <a href="/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a> or <a href="/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a> by creating a virtual processor running in the desired mode. Since the basic <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> is the same, there is almost no performance penalty for executing protected mode x86 code. This is unlike Intel's <a href="/wiki/IA-64" title="IA-64">IA-64</a>, where differences in the underlying instruction set mean that running 32-bit code must be done either in emulation of x86 (making the process slower) or with a dedicated x86 coprocessor. However, on the x86-64 platform, many x86 applications could benefit from a 64-bit <a href="/wiki/Recompile" class="mw-redirect" title="Recompile">recompile</a>, due to the additional registers in 64-bit code and guaranteed SSE2-based FPU support, which a <a href="/wiki/Compiler" title="Compiler">compiler</a> can use for optimization. However, applications that regularly handle integers wider than 32 bits, such as cryptographic algorithms, will need a rewrite of the code handling the huge integers in order to take advantage of the 64-bit registers. <div class="mw-heading mw-heading4"><h4 id="Legacy_mode">Legacy mode</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=12" title="Edit section: Legacy mode">edit</a>]</div> Legacy mode is the mode that the processor is in when it is not in long mode.<a href="#cite_note-amd-24593-12">[11]</a>: 14  In this mode, the processor acts like an older x86 processor, and only 16-bit and 32-bit code can be executed. Legacy mode allows for a maximum of 32 bit virtual addressing which limits the virtual address space to 4 GiB.<a href="#cite_note-amd-24593-12">[11]</a>: 14 : 24 : 118  64-bit programs cannot be run from legacy mode. <div class="mw-heading mw-heading5"><h5 id="Protected_mode">Protected mode</h5>[<a href="/w/index.php?title=X86-64&action=edit&section=13" title="Edit section: Protected mode">edit</a>]</div> <a href="/wiki/Protected_mode" title="Protected mode">Protected mode</a> is made into a submode of legacy mode.<a href="#cite_note-amd-24593-12">[11]</a>: 14  It is the submode that 32-bit operating systems and 16-bit protected mode operating systems operate in when running on an x86-64 CPU.<a href="#cite_note-amd-24593-12">[11]</a>: 14  <div class="mw-heading mw-heading5"><h5 id="Real_mode">Real mode</h5>[<a href="/w/index.php?title=X86-64&action=edit&section=14" title="Edit section: Real mode">edit</a>]</div> <a href="/wiki/Real_mode" title="Real mode">Real mode</a> is the initial mode of operation when the processor is initialized, and is a submode of legacy mode. It is backwards compatible with the original <a href="/wiki/Intel_8086" title="Intel 8086">Intel 8086</a> and <a href="/wiki/Intel_8088" title="Intel 8088">Intel 8088</a> processors. Real mode is primarily used today by operating system bootloaders, which are required by the architecture to configure <a href="#Physical_address_space_details">virtual memory details</a> before transitioning to higher modes. This mode is also used by any operating system that needs to communicate with the system firmware with a traditional <a href="/wiki/BIOS" title="BIOS">BIOS</a>-style interface.<a href="#cite_note-AMIBlog-33">[30]</a> <div class="mw-heading mw-heading2"><h2 id="Intel_64">Intel 64</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=15" title="Edit section: Intel 64">edit</a>]</div> Intel 64 is Intel's implementation of x86-64, used and implemented in various processors made by Intel. <div class="mw-heading mw-heading3"><h3 id="History_2">History</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=16" title="Edit section: History">edit</a>]</div> Historically, AMD has developed and produced processors with instruction sets patterned after Intel's original designs, but with x86-64, roles were reversed: Intel found itself in the position of adopting the <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">ISA</a> that AMD created as an extension to Intel's own x86 processor line. Intel's project was originally <a href="/wiki/Codename" class="mw-redirect" title="Codename">codenamed</a> Yamhill<a href="#cite_note-35">[31]</a> (after the <a href="/wiki/Yamhill_River" title="Yamhill River">Yamhill River</a> in Oregon's Willamette Valley). After several years of denying its existence, Intel announced at the February 2004 <a href="/wiki/Intel_Developer_Forum" title="Intel Developer Forum">IDF</a> that the project was indeed underway. Intel's chairman at the time, <a href="/wiki/Craig_Barrett_(chief_executive)" title="Craig Barrett (chief executive)">Craig Barrett</a>, admitted that this was one of their worst-kept secrets.<a href="#cite_note-36">[32]</a><a href="#cite_note-37">[33]</a> Intel's name for this instruction set has changed several times. The name used at the IDF was CT<a href="#cite_note-38">[34]</a> (presumably[<a href="/wiki/Wikipedia:No_original_research" title="Wikipedia:No original research">original research?</a>] for Clackamas Technology, another codename from an <a href="/wiki/Clackamas_River" title="Clackamas River">Oregon river</a>); within weeks they began referring to it as IA-32e (for <a href="/wiki/IA-32" title="IA-32">IA-32</a> extensions) and in March 2004 unveiled the "official" name EM64T (Extended Memory 64 Technology). In late 2006 Intel began instead using the name Intel 64 for its implementation, paralleling AMD's use of the name AMD64.<a href="#cite_note-39">[35]</a> The first processor to implement Intel 64 was the multi-socket processor <a href="/wiki/Xeon" title="Xeon">Xeon</a> code-named <a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a> in June 2004. In contrast, the initial Prescott chips (February 2004) did not enable this feature. Intel subsequently began selling Intel 64-enabled Pentium 4s using the E0 revision of the Prescott core, being sold on the OEM market as the Pentium 4, model F. The E0 revision also adds eXecute Disable (XD) (Intel's name for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>) to Intel 64, and has been included in then current Xeon code-named Irwindale. Intel's official launch of Intel 64 (under the name EM64T at that time) in mainstream desktop processors was the N0 stepping Prescott-2M. The first Intel <a href="/wiki/Mobile_processor" title="Mobile processor">mobile processor</a> implementing Intel 64 is the <a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a> version of the <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core 2</a> processor, which was released on July 27, 2006. None of Intel's earlier notebook CPUs (<a href="/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Core Duo</a>, <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, <a href="/wiki/Celeron_M" class="mw-redirect" title="Celeron M">Celeron M</a>, <a href="/wiki/Pentium_4" title="Pentium 4">Mobile Pentium 4</a>) implement Intel 64. <div class="mw-heading mw-heading3"><h3 id="Implementations_2">Implementations</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=17" title="Edit section: Implementations">edit</a>]</div> Intel's processors implementing the Intel64 architecture include the <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> F-series/5x1 series, 506, and 516, <a href="/wiki/Celeron_D" class="mw-redirect" title="Celeron D">Celeron D</a> models 3x1, 3x6, 355, 347, 352, 360, and 365 and all later <a href="/wiki/Celeron" title="Celeron">Celerons</a>, all models of <a href="/wiki/Xeon" title="Xeon">Xeon</a> since "<a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a>", all models of <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> processors since "<a href="/wiki/Merom_(microprocessor)#Merom-2M" title="Merom (microprocessor)">Merom-2M</a>", the <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> 230, 330, D410, D425, D510, D525, N450, N455, N470, N475, N550, N570, N2600 and N2800, all versions of the <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a>, <a href="/wiki/Pentium_Extreme_Edition" class="mw-redirect" title="Pentium Extreme Edition">Pentium Extreme Edition</a>, <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core 2</a>, <a href="/wiki/Core_i9" class="mw-redirect" title="Core i9">Core i9</a>, <a href="/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a>, <a href="/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a>, and <a href="/wiki/Core_i3" class="mw-redirect" title="Core i3">Core i3</a> processors, and the <a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> 7200 series processors. <div class="mw-heading mw-heading3"><h3 id="X86S">X86S</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=18" title="Edit section: X86S">edit</a>]</div> X86S is a simplification of x86-64 proposed by Intel in May 2023 for their "Intel 64" products.<a href="#cite_note-40">[36]</a> The new architecture would remove support for 16-bit and 32-bit operating systems, while 32-bit programs will still run under a 64-bit OS. A CPU would no longer have <a href="#Legacy_mode">legacy mode</a>, and start directly in 64-bit <a href="/wiki/Long_mode" title="Long mode">long mode</a>. There will be a way to switch to <a href="/wiki/5-level_paging" class="mw-redirect" title="5-level paging">5-level paging</a> without going through the unpaged mode. Specific removed features include:<a href="#cite_note-x86-S-41">[37]</a> <style data-mw-deduplicate="TemplateStyles:r1184024115">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}</style><div class="div-col"> <ul><li>Segmentation gates</li> <li>32-bit ring 0 <ul><li>VT-x will no longer emulate this feature</li></ul></li> <li><a href="/wiki/Protection_ring" title="Protection ring">Rings 1 and 2</a></li> <li>Ring 3 I/O port (<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">IN/<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">OUT) access; see <a href="/wiki/Port-mapped_I/O" class="mw-redirect" title="Port-mapped I/O">port-mapped I/O</a></li> <li>String port I/O (<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">INS/<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734">OUTS)</li> <li><a href="/wiki/Real_mode" title="Real mode">Real mode</a> (including <a href="/wiki/Huge_real_mode" class="mw-redirect" title="Huge real mode">huge real mode</a>), 16-bit protected mode, VM86</li> <li>16-bit addressing mode <ul><li>VT-x will no longer provide unrestricted mode</li></ul></li> <li><a href="/wiki/Intel_8259" title="Intel 8259">8259</a> support; the only <a href="/wiki/Advanced_Programmable_Interrupt_Controller" title="Advanced Programmable Interrupt Controller">APIC</a> supported would be X2APIC</li> <li>Some unused operating system mode bits</li> <li>16-bit and 32-bit Startup <a href="/wiki/Inter-Processor_Interrupt" class="mw-redirect" title="Inter-Processor Interrupt">IPI</a> (SIPI)</li></ul> </div> Intel believes the change follows logically after the removal of the <a href="/wiki/A20_gate" class="mw-redirect" title="A20 gate">A20 gate</a> in 2008 and the removal of 16-bit and 32-bit OS support in Intel firmware in 2020. Support for legacy operating systems would be accomplished via <a href="/wiki/VT-x" class="mw-redirect" title="VT-x">hardware-accelerated virtualization</a> and/or <a href="/wiki/Protection_ring" title="Protection ring">ring 0</a> emulation.<a href="#cite_note-x86-S-41">[37]</a> <div class="mw-heading mw-heading3"><h3 id="Advanced_Performance_Extensions">Advanced Performance Extensions</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=19" title="Edit section: Advanced Performance Extensions">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/X86#APX_(Advanced_Performance_Extensions)" title="X86">X86 § APX (Advanced Performance Extensions)</a></div> Advanced Performance Extensions is a 2023 Intel proposal for new instructions and an additional 16 general-purpose registers. <div class="mw-heading mw-heading2"><h2 id="VIA's_x86-64_implementation">VIA's x86-64 implementation</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=20" title="Edit section: VIA's x86-64 implementation">edit</a>]</div> <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced their first implementation of the x86-64 architecture in 2008 after five years of development by its CPU division, <a href="/wiki/Centaur_Technology" title="Centaur Technology">Centaur Technology</a>.<a href="#cite_note-42">[38]</a> Codenamed "Isaiah", the 64-bit architecture was unveiled on January 24, 2008,<a href="#cite_note-43">[39]</a> and launched on May 29 under the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a> brand name.<a href="#cite_note-44">[40]</a> The processor supports a number of VIA-specific x86 extensions designed to boost efficiency in low-power appliances. It is expected that the Isaiah architecture will be twice as fast in integer performance and four times as fast in <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> performance as the previous-generation <a href="/wiki/VIA_Esther" class="mw-redirect" title="VIA Esther">VIA Esther</a> at an equivalent <a href="/wiki/Clock_speed" class="mw-redirect" title="Clock speed">clock speed</a>. Power consumption is also expected to be on par with the previous-generation VIA CPUs, with <a href="/wiki/Thermal_design_power" title="Thermal design power">thermal design power</a> ranging from 5 W to 25 W.<a href="#cite_note-45">[41]</a> Being a completely new design, the Isaiah architecture was built with support for features like the x86-64 instruction set and <a href="/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a> which were unavailable on its predecessors, the <a href="/wiki/VIA_C7" title="VIA C7">VIA C7</a> line, while retaining their encryption extensions. <div class="mw-heading mw-heading2"><h2 id="Microarchitecture_levels">Microarchitecture levels</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=21" title="Edit section: Microarchitecture levels">edit</a>]</div> In 2020, through a collaboration between AMD, Intel, <a href="/wiki/Red_Hat" title="Red Hat">Red Hat</a>, and <a href="/wiki/SUSE_S.A." title="SUSE S.A.">SUSE</a>, three microarchitecture levels (or feature levels) on top of the x86-64 baseline were defined: x86-64-v2, x86-64-v3, and x86-64-v4.<a href="#cite_note-46">[42]</a><a href="#cite_note-47">[43]</a> These levels define specific features that can be targeted by programmers to provide compile-time optimizations. The features exposed by each level are as follows:<a href="#cite_note-48">[44]</a> <table class="wikitable"> <caption>CPU microarchitecture levels </caption> <tbody><tr> <th>Level name </th> <th>CPU features </th> <th>Example instruction </th> <th>Supported processors </th></tr> <tr> <td rowspan="9">(baseline) also as: x86-64-v1 </td> <td><a href="/wiki/CMOV" class="mw-redirect" title="CMOV">CMOV</a></td> <td>cmov </td> <td rowspan="9"> baseline for all x86-64 CPUs matches the common capabilities between the 2003 AMD AMD64 and the 2004 Intel EM64T initial implementations in the AMD K8 and the Intel Prescott processor families </td></tr> <tr> <td>CX8</td> <td>cmpxchg8b </td></tr> <tr> <td><a href="/wiki/X87" title="X87">FPU</a></td> <td>fld </td></tr> <tr> <td>FXSR</td> <td>fxsave </td></tr> <tr> <td>MMX</td> <td>emms </td></tr> <tr> <td>OSFXSR</td> <td>fxsave </td></tr> <tr> <td>SCE</td> <td>syscall </td></tr> <tr> <td>SSE</td> <td>cvtss2si </td></tr> <tr> <td>SSE2</td> <td>cvtpi2pd </td></tr> <tr> <td rowspan="7">x86-64-v2 </td> <td>CMPXCHG16B</td> <td>cmpxchg16b </td> <td rowspan="7"> Intel <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a> and newer Intel "big" cores Intel (Atom) <a href="/wiki/Silvermont" title="Silvermont">Silvermont</a> and newer Intel "small" cores AMD <a href="/wiki/Bulldozer_(microarchitecture)" title="Bulldozer (microarchitecture)">Bulldozer</a> and newer AMD "big" cores AMD <a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a> <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a> Nano and Eden "C" features match the 2008 Intel Nehalem architecture, excluding Intel-specific instructions </td></tr> <tr> <td>LAHF-SAHF</td> <td>lahf </td></tr> <tr> <td>POPCNT</td> <td>popcnt </td></tr> <tr> <td>SSE3</td> <td>addsubpd </td></tr> <tr> <td>SSE4_1</td> <td>blendpd </td></tr> <tr> <td>SSE4_2</td> <td>pcmpestri </td></tr> <tr> <td>SSSE3</td> <td>pshufb </td></tr> <tr> <td rowspan="9">x86-64-v3 </td> <td>AVX</td> <td>vzeroall </td> <td rowspan="9"> Intel <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> and newer Intel "big" cores (AVX2 enabled models only) Intel (Atom) <a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a> and newer Intel "small" cores AMD <a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a> and newer AMD "big" cores <a href="/wiki/QEMU" title="QEMU">QEMU</a> emulation (as of version 7.2)<a href="#cite_note-49">[45]</a><a href="#cite_note-50">[46]</a> features match the 2013 Intel Haswell architecture, excluding Intel-specific instructions </td></tr> <tr> <td>AVX2</td> <td>vpermd </td></tr> <tr> <td>BMI1</td> <td>andn </td></tr> <tr> <td>BMI2</td> <td>bzhi </td></tr> <tr> <td>F16C</td> <td>vcvtph2ps </td></tr> <tr> <td>FMA</td> <td>vfmadd132pd </td></tr> <tr> <td>LZCNT</td> <td>lzcnt </td></tr> <tr> <td>MOVBE</td> <td>movbe </td></tr> <tr> <td>OSXSAVE</td> <td>xgetbv </td></tr> <tr> <td rowspan="5">x86-64-v4 </td> <td>AVX512F</td> <td>kmovw </td> <td rowspan="5"> Intel <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> and newer Intel "big" cores (AVX512 enabled models only) AMD <a href="/wiki/Zen_4" title="Zen 4">Zen 4</a> and newer AMD cores features match the 2017 Intel Skylake-X architecture, excluding Intel-specific instructions </td></tr> <tr> <td>AVX512BW</td> <td>vdbpsadbw </td></tr> <tr> <td>AVX512CD</td> <td>vplzcntd </td></tr> <tr> <td>AVX512DQ</td> <td>vpmullq </td></tr> <tr> <td>AVX512VL</td> <td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">— </td></tr></tbody></table> The x86-64 microarchitecture feature levels can also be found as AMD64-v1, AMD64-v2 .. or AMD64_v1 .. in settings where the "AMD64" nomenclature is used. These are used as synonyms with the x86-64-vX nomenclature and are thus functionally identical. E.g. the Go language documentation or the Fedora linux distribution. All levels include features found in the previous levels. Instruction set extensions not concerned with general-purpose computation, including <a href="/wiki/AES-NI" class="mw-redirect" title="AES-NI">AES-NI</a> and <a href="/wiki/RDRAND" title="RDRAND">RDRAND</a>, are excluded from the level requirements. <div class="mw-heading mw-heading2"><h2 id="Differences_between_AMD64_and_Intel_64">Differences between AMD64 and Intel 64</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=22" title="Edit section: Differences between AMD64 and Intel 64">edit</a>]</div> Although nearly identical, there are some differences between the two instruction sets in the semantics of a few seldom used machine instructions (or situations), which are mainly used for <a href="/wiki/System_programming" class="mw-redirect" title="System programming">system programming</a>.<a href="#cite_note-trcscott-51">[47]</a> Compilers generally produce <a href="/wiki/Executable" title="Executable">executables</a> (i.e. <a href="/wiki/Machine_code" title="Machine code">machine code</a>) that avoid any differences, at least for ordinary <a href="/wiki/Application_software" title="Application software">application programs</a>. This is therefore of interest mainly to developers of compilers, operating systems and similar, which must deal with individual and special system instructions. <div class="mw-heading mw-heading3"><h3 id="Recent_implementations">Recent implementations</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=23" title="Edit section: Recent implementations">edit</a>]</div> <ul><li>Intel 64's <a href="/wiki/Find_first_set" title="Find first set"><code>BSF</code></a> and <a href="/wiki/Find_first_set" title="Find first set"><code>BSR</code></a> instructions act differently than AMD64's when the source is zero and the operand size is 32 bits. The processor sets the zero flag and leaves the upper 32 bits of the destination undefined.[<a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="my testing on Core2 and Skylake show in practice the whole 64-bit register is unmodified; Intel *documents* that the whole register (not just upper bits) is undefined in this case, but in practice implements the same behaviour AMD documents (March 2021)">citation needed</a>] Note that Intel documents that the destination register has an undefined value in this case, but in practice in silicon implements the same behaviour as AMD (destination unmodified). The separate claim about maybe not preserving bits in the upper 32 has not been verified, but has only been ruled out for Core 2 and Skylake,<a href="#cite_note-52">[48]</a> not all Intel microarchitectures like 64-bit Pentium 4 or low-power Atom.</li> <li>AMD64 requires a different microcode update format and control MSRs (model-specific registers), while Intel 64 implements <a href="/wiki/Microcode" title="Microcode">microcode</a> update unchanged from their 32-bit only processors.</li> <li>Intel 64 lacks some MSRs that are considered architectural in AMD64. These include <code>SYSCFG</code>, <code>TOP_MEM</code>, and <code>TOP_MEM2</code>.</li> <li>Intel 64 allows <code>SYSCALL</code>/<code>SYSRET</code> only in 64-bit mode (not in compatibility mode),<a href="#cite_note-53">[49]</a> and allows <code>SYSENTER</code>/<code>SYSEXIT</code> in both modes.<a href="#cite_note-54">[50]</a> AMD64 lacks <code>SYSENTER</code>/<code>SYSEXIT</code> in both sub-modes of <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<a href="#cite_note-amd-24593-12">[11]</a>: 33 </li> <li>In 64-bit mode, near branches with the 66H (operand size override) prefix behave differently. Intel 64 ignores this prefix: the instruction has a 32-bit sign extended offset, and instruction pointer is not truncated. AMD64 uses a 16-bit offset field in the instruction, and clears the top 48 bits of instruction pointer.</li> <li>On Intel 64 but not AMD64, the <code>REX.W</code> prefix can be used with the far-pointer instructions (<code>LFS</code>, <code>LGS</code>, <code>LSS</code>, <code>JMP FAR</code>, <code>CALL FAR</code>) to increase the size of their <a href="/wiki/Far_pointer" title="Far pointer">far pointer</a> argument to 80 bits (64-bit offset + 16-bit segment).</li> <li>When the <code>MOVSXD</code> instruction is executed with a memory source operand and an operand-size of 16 bits, the memory operand will be accessed with a 16-bit read on Intel 64, but a 32-bit read on AMD64.</li> <li>The <code>FCOMI</code>/<code>FCOMIP</code>/<code>FUCOMI</code>/<code>FUCOMIP</code> (x87 floating-point compare) instructions will clear the OF, SF and AF bits of <a href="/wiki/EFLAGS" class="mw-redirect" title="EFLAGS">EFLAGS</a> on Intel 64, but leave these flag bits unmodified on AMD64.</li> <li>For the <code>VMASKMOVPS</code>/<code>VMASKMOVPD</code>/<code>VPMASKMOVD</code>/<code>VPMASKMOVQ</code> (AVX/AVX2 masked move to/from memory) instructions, Intel 64 architecturally guarantees that the instructions will not cause memory faults (e.g. page-faults and segmentation-faults) for any zero-masked lanes, while AMD64 does not provide such a guarantee.</li> <li>Intel 64 lacks the ability to save and restore a reduced (and thus faster) version of the <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> state (involving the <code>FXSAVE</code> and <code>FXRSTOR</code> instructions).[<a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify">clarification needed</a>]</li> <li>AMD processors ever since <a href="/wiki/Opteron" title="Opteron">Opteron</a> Rev. E and <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> Rev. D have reintroduced limited support for segmentation, via the Long Mode Segment Limit Enable (LMSLE) bit, to ease <a href="/wiki/X86_virtualization#64-bit" title="X86 virtualization">virtualization</a> of 64-bit guests.<a href="#cite_note-55">[51]</a><a href="#cite_note-56">[52]</a> LMLSE support was removed in the Zen 3 processor. <a href="#cite_note-57">[53]</a></li> <li>When returning to a non-canonical address using <code>SYSRET</code>, AMD64 processors execute the general protection fault handler in privilege level 3,<a href="#cite_note-58">[54]</a> while on Intel 64 processors it is executed in privilege level 0.<a href="#cite_note-59">[55]</a></li> <li>The ordering guarantees provided by some memory ordering instructions such as <code>LFENCE</code> and <code>MFENCE</code> differ between Intel 64 and AMD64: <ul><li><code>LFENCE</code> is dispatch-serializing (enabling it to be used as a <a href="/wiki/Speculative_execution" title="Speculative execution">speculation</a> fence) on Intel 64 but is not architecturally guaranteed to be dispatch-serializing on AMD64.<a href="#cite_note-60">[56]</a></li> <li><code>MFENCE</code> is a fully serializing instruction (including instruction fetch serialization) on AMD64 but not Intel 64.</li></ul></li></ul> <div class="mw-heading mw-heading3"><h3 id="Older_implementations">Older implementations</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=24" title="Edit section: Older implementations">edit</a>]</div> <style data-mw-deduplicate="TemplateStyles:r1251242444">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}@media print{body.ns-0 .mw-parser-output .ambox{display:none!important}}</style><table class="box-Update plainlinks metadata ambox ambox-content ambox-Update" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/53/Ambox_current_red_Americas.svg/42px-Ambox_current_red_Americas.svg.png" decoding="async" width="42" height="34" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/53/Ambox_current_red_Americas.svg/63px-Ambox_current_red_Americas.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/53/Ambox_current_red_Americas.svg/84px-Ambox_current_red_Americas.svg.png 2x" data-file-width="360" data-file-height="290" /></div></td><td class="mbox-text"><div class="mbox-text-span">This section needs to be updated. The reason given is: future tense relating to processors that have been out for years, dates with day and month but no year. Please help update this article to reflect recent events or newly available information. (January 2023)</div></td></tr></tbody></table> <ul><li>The AMD64 processors prior to Revision F<a href="#cite_note-61">[57]</a> (distinguished by the switch from <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> to <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> memory and new sockets <a href="/wiki/Socket_AM2" title="Socket AM2">AM2</a>, <a href="/wiki/Socket_F" title="Socket F">F</a> and <a href="/wiki/Socket_S1" title="Socket S1">S1</a>) of 2006 lacked the <code>CMPXCHG16B</code> instruction, which is an extension of the <code>CMPXCHG8B</code> instruction present on most post-<a href="/wiki/80486" class="mw-redirect" title="80486">80486</a> processors. Similar to <code>CMPXCHG8B</code>, <code>CMPXCHG16B</code> allows for <a href="/wiki/Atomic_operation" class="mw-redirect" title="Atomic operation">atomic operations</a> on octa-words (128-bit values). This is useful for parallel algorithms that use <a href="/wiki/Compare_and_swap" class="mw-redirect" title="Compare and swap">compare and swap</a> on data larger than the size of a pointer, common in <a href="/wiki/Lock-free_and_wait-free_algorithms" class="mw-redirect" title="Lock-free and wait-free algorithms">lock-free and wait-free algorithms</a>. Without <code>CMPXCHG16B</code> one must use workarounds, such as a <a href="/wiki/Critical_section" title="Critical section">critical section</a> or alternative lock-free approaches.<a href="#cite_note-62">[58]</a> Its absence also prevents 64-bit <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> prior to Windows 8.1 from having a <a href="/wiki/User-mode" class="mw-redirect" title="User-mode">user-mode</a> address space larger than 8 <a href="/wiki/Tebibyte" class="mw-redirect" title="Tebibyte">TiB</a>.<a href="#cite_note-63">[59]</a> The 64-bit version of <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a> requires the instruction.<a href="#cite_note-CPUinsts8.1-64">[60]</a></li> <li>Early AMD64 and Intel 64 CPUs lacked <code>LAHF</code> and <code>SAHF</code> instructions in 64-bit mode. AMD introduced these instructions (also in 64-bit mode) with their <a href="/wiki/90_nm_process" title="90 nm process">90 nm</a> (revision D) processors, starting with Athlon 64 in October 2004.<a href="#cite_note-65">[61]</a><a href="#cite_note-66">[62]</a> Intel introduced the instructions in October 2005 with the 0F47h and later revisions of <a href="/wiki/NetBurst" title="NetBurst">NetBurst</a>.<a href="#cite_note-73">[68]</a> The 64-bit version of Windows 8.1 requires this feature.<a href="#cite_note-CPUinsts8.1-64">[60]</a></li> <li>Early Intel CPUs with Intel 64 also lack the <a href="/wiki/NX_bit" title="NX bit">NX bit</a> of the AMD64 architecture. It was added in the stepping E0 (0F41h) Pentium 4 in October 2004.<a href="#cite_note-74">[69]</a> This feature is required by all versions of Windows 8.</li> <li>Early Intel 64 implementations had a 36-bit (64 GiB) physical addressing of memory while original AMD64 implementations had a 40-bit (1 <a href="/wiki/Tebibyte" class="mw-redirect" title="Tebibyte">TiB</a>) physical addressing. Intel used the 40-bit physical addressing first on Xeon MP (<a href="/wiki/Xeon#Cranford_and_Potomac" title="Xeon">Potomac</a>), launched on 29 March 2005.<a href="#cite_note-75">[70]</a> The difference is not a difference of the user-visible ISAs. In 2007 <a href="/wiki/AMD_10h" title="AMD 10h">AMD 10h</a>-based Opteron was the first to provide a 48-bit (256 TiB) physical address space.<a href="#cite_note-76">[71]</a><a href="#cite_note-77">[72]</a> Intel 64's physical addressing was extended to 44 bits (16 TiB) in Nehalem-EX in 2010<a href="#cite_note-78">[73]</a> and to 46 bits (64 TiB) in Sandy Bridge E in 2011.<a href="#cite_note-79">[74]</a><a href="#cite_note-80">[75]</a> With the Ice Lake 3rd gen Xeon Scalable processors, Intel increased the virtual addressing to 57 bits (128 <a href="/wiki/Pebibyte" class="mw-redirect" title="Pebibyte">PiB</a>) and physical to 52 bits (4 PiB) in 2021, necessitating a <a href="/wiki/Intel_5-level_paging" title="Intel 5-level paging">5-level paging</a>.<a href="#cite_note-81">[76]</a> The following year AMD64 added the same in 4th generation <a href="/wiki/EPYC" class="mw-redirect" title="EPYC">EPYC</a> (Genoa).<a href="#cite_note-82">[77]</a> Non-server CPUs retain smaller address spaces for longer.</li></ul> <div class="mw-heading mw-heading2"><h2 id="Adoption">Adoption</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=25" title="Edit section: Adoption">edit</a>]</div> <figure typeof="mw:File/Thumb"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/350px-Processor_families_in_TOP500_supercomputers.svg.png" decoding="async" width="350" height="248" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/525px-Processor_families_in_TOP500_supercomputers.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/700px-Processor_families_in_TOP500_supercomputers.svg.png 2x" data-file-width="1232" data-file-height="873" /></a><figcaption>An area chart showing the representation of different families of microprocessors in the TOP500 supercomputer ranking list, from 1993 to 2020<a href="#cite_note-83">[78]</a></figcaption></figure> In <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> tracked by <a href="/wiki/TOP500" title="TOP500">TOP500</a>, the appearance of 64-bit extensions for the x86 architecture enabled 64-bit x86 processors by AMD and Intel to replace most RISC processor architectures previously used in such systems (including <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/SPARC" title="SPARC">SPARC</a>, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and others), as well as 32-bit x86, even though Intel itself initially tried unsuccessfully to replace x86 with a new incompatible 64-bit architecture in the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor. As of 2023<a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86-64&action=edit">[update]</a>, a <a href="/wiki/Hewlett_Packard_Enterprise" title="Hewlett Packard Enterprise">HPE</a> <a href="/wiki/Epyc" title="Epyc">EPYC</a>-based supercomputer called <a href="/wiki/Frontier_(supercomputer)" title="Frontier (supercomputer)">Frontier</a> is number one. The first ARM-based supercomputer appeared on the list in 2018<a href="#cite_note-84">[79]</a> and, in recent years, non-CPU architecture co-processors (<a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a>) have also played a big role in performance. Intel's <a href="/wiki/Xeon_Phi#Knights_Corner" title="Xeon Phi">Xeon Phi "Knights Corner"</a> coprocessors, which implement a subset of x86-64 with some vector extensions,<a href="#cite_note-85">[80]</a> are also used, along with x86-64 processors, in the <a href="/wiki/Tianhe-2" title="Tianhe-2">Tianhe-2</a> supercomputer.<a href="#cite_note-86">[81]</a> <div style="clear:both;" class=""></div> <div class="mw-heading mw-heading2"><h2 id="Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=26" title="Edit section: Operating system compatibility and characteristics">edit</a>]</div> The following operating systems and releases support the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>. <div class="mw-heading mw-heading3"><h3 id="BSD">BSD</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=27" title="Edit section: BSD">edit</a>]</div> <div class="mw-heading mw-heading4"><h4 id="DragonFly_BSD">DragonFly BSD</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=28" title="Edit section: DragonFly BSD">edit</a>]</div> Preliminary infrastructure work was started in February 2004 for a x86-64 port.<a href="#cite_note-dfly-amd64-prelim-87">[82]</a> This development later stalled. Development started again during July 2007<a href="#cite_note-dfly-amd64-noah-88">[83]</a> and continued during <a href="/wiki/Google_Summer_of_Code" title="Google Summer of Code">Google Summer of Code</a> 2008 and SoC 2009.<a href="#cite_note-dfly-amd64-soc2008-89">[84]</a><a href="#cite_note-dfly-amd64-soc2009-90">[85]</a> The first official release to contain x86-64 support was version 2.4.<a href="#cite_note-dflyamd64-release-91">[86]</a> <div class="mw-heading mw-heading4"><h4 id="FreeBSD">FreeBSD</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=29" title="Edit section: FreeBSD">edit</a>]</div> <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> first added x86-64 support under the name "amd64" as an experimental architecture in 5.1-RELEASE in June 2003. It was included as a standard distribution architecture as of 5.2-RELEASE in January 2004. Since then, FreeBSD has designated it as a Tier 1 platform. The 6.0-RELEASE version cleaned up some quirks with running x86 executables under amd64, and most drivers work just as they do on the x86 architecture. Work is currently being done to integrate more fully the x86 <a href="/wiki/Application_binary_interface" title="Application binary interface">application binary interface</a> (ABI), in the same manner as the Linux 32-bit ABI compatibility currently works. <div class="mw-heading mw-heading4"><h4 id="NetBSD">NetBSD</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=30" title="Edit section: NetBSD">edit</a>]</div> x86-64 architecture support was first committed to the <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> source tree on June 19, 2001. As of NetBSD 2.0, released on December 9, 2004, NetBSD/amd64 is a fully integrated and supported port. 32-bit code is still supported in 64-bit mode, with a netbsd-32 kernel compatibility layer for 32-bit syscalls. The NX bit is used to provide non-executable stack and heap with per-page granularity (segment granularity being used on 32-bit x86). <div class="mw-heading mw-heading4"><h4 id="OpenBSD">OpenBSD</h4>[<a href="/w/index.php?title=X86-64&action=edit&section=31" title="Edit section: OpenBSD">edit</a>]</div> <a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> has supported AMD64 since OpenBSD 3.5, released on May 1, 2004. Complete in-tree implementation of AMD64 support was achieved prior to the hardware's initial release because AMD had loaned several machines for the project's <a href="/wiki/Hackathon" title="Hackathon">hackathon</a> that year. OpenBSD developers have taken to the platform because of its support for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, which allowed for an easy implementation of the <a href="/wiki/W%5EX" title="W^X">W^X</a> feature. The code for the AMD64 port of OpenBSD also runs on Intel 64 processors which contains cloned use of the AMD64 extensions, but since Intel left out the page table NX bit in early Intel 64 processors, there is no W^X capability on those Intel CPUs; later Intel 64 processors added the NX bit under the name "XD bit". <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">Symmetric multiprocessing</a> (SMP) works on OpenBSD's AMD64 port, starting with release 3.6 on November 1, 2004. <div class="mw-heading mw-heading3"><h3 id="DOS">DOS</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=32" title="Edit section: DOS">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1251242444"><table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><a href="/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This article needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a>. Please help <a href="/wiki/Special:EditPage/X86-64" title="Special:EditPage/X86-64">improve this article</a> by <a href="/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed. Find sources: <a rel="nofollow" class="external text" href="https://www.google.com/search?as_eq=wikipedia&q=%22X86-64%22">"X86-64"</a> – <a rel="nofollow" class="external text" href="https://www.google.com/search?tbm=nws&q=%22X86-64%22+-wikipedia&tbs=ar:1">news</a> · <a rel="nofollow" class="external text" href="https://www.google.com/search?&q=%22X86-64%22&tbs=bkt:s&tbm=bks">newspapers</a> · <a rel="nofollow" class="external text" href="https://www.google.com/search?tbs=bks:1&q=%22X86-64%22+-wikipedia">books</a> · <a rel="nofollow" class="external text" href="https://scholar.google.com/scholar?q=%22X86-64%22">scholar</a> · <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86-64%22&acc=on&wc=on">JSTOR</a> (December 2022) (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a>)</div></td></tr></tbody></table> It is possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> under <a href="/wiki/DOS" title="DOS">DOS</a> without a DOS extender,<a href="#cite_note-92">[87]</a> but the user must return to real mode in order to call BIOS or DOS interrupts. It may also be possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> with a <a href="/wiki/DOS_extender" title="DOS extender">DOS extender</a> similar to <a href="/wiki/DOS/4GW" class="mw-redirect" title="DOS/4GW">DOS/4GW</a>, but more complex since x86-64 lacks <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. DOS itself is not aware of that, and no benefits should be expected unless running DOS in an emulation with an adequate virtualization driver backend, for example: the mass storage interface. <div class="mw-heading mw-heading3"><h3 id="Linux">Linux</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=33" title="Edit section: Linux">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_Linux_distributions#Instruction_set_architecture_support" title="Comparison of Linux distributions">Comparison of Linux distributions § Instruction set architecture support</a></div> <a href="/wiki/Linux" title="Linux">Linux</a> was the first operating system kernel to run the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>, starting with the 2.4 version in 2001 (preceding the hardware's availability).<a href="#cite_note-93">[88]</a><a href="#cite_note-94">[89]</a> Linux also provides backward compatibility for running 32-bit executables. This permits programs to be recompiled into long mode while retaining the use of 32-bit programs. Current Linux distributions ship with x86-64-native kernels and <a href="/wiki/Userland_(computing)" class="mw-redirect" title="Userland (computing)">userlands</a>. Some, such as <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>,<a href="#cite_note-95">[90]</a> <a href="/wiki/SUSE_Linux" class="mw-redirect" title="SUSE Linux">SUSE</a>, <a href="/wiki/Mandriva_Linux" title="Mandriva Linux">Mandriva</a>, and <a href="/wiki/Debian" title="Debian">Debian</a>, allow users to install a set of 32-bit components and libraries when installing off a 64-bit distribution medium, thus allowing most existing 32-bit applications to run alongside the 64-bit OS. <a href="/wiki/X32_ABI" title="X32 ABI">x32 ABI</a> (Application Binary Interface), introduced in Linux 3.4, allows programs compiled for the x32 ABI to run in the 64-bit mode of x86-64 while only using 32-bit pointers and data fields.<a href="#cite_note-x32ABIHOnline-96">[91]</a><a href="#cite_note-x32ABILinuxPlumbers-97">[92]</a><a href="#cite_note-x32ABIDevelopmentGroup-98">[93]</a> Though this limits the program to a virtual address space of 4 GiB it also decreases the memory footprint of the program and in some cases can allow it to run faster.<a href="#cite_note-x32ABIHOnline-96">[91]</a><a href="#cite_note-x32ABILinuxPlumbers-97">[92]</a><a href="#cite_note-x32ABIDevelopmentGroup-98">[93]</a> 64-bit Linux allows up to 128 <a href="/wiki/Tebibyte" class="mw-redirect" title="Tebibyte">TiB</a> of virtual address space for individual processes, and can address approximately 64 TiB of physical memory, subject to processor and system limitations,<a href="#cite_note-DebianAMD64-99">[94]</a> or up to 128 PiB (virtual) and 4 PiB (physical) with 5-level paging enabled.<a href="#cite_note-Kernel5LevelPaging-100">[95]</a> <div class="mw-heading mw-heading3"><h3 id="macOS">macOS</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=34" title="Edit section: macOS">edit</a>]</div> Mac OS X 10.4.7 and higher versions of <a href="/wiki/Mac_OS_X_Tiger" title="Mac OS X Tiger">Mac OS X 10.4</a> run 64-bit command-line tools using the POSIX and math libraries on 64-bit Intel-based machines, just as all versions of Mac OS X 10.4 and 10.5 run them on 64-bit PowerPC machines. No other libraries or frameworks work with 64-bit applications in Mac OS X 10.4.<a href="#cite_note-101">[96]</a> The kernel, and all kernel extensions, are 32-bit only. <a href="/wiki/Mac_OS_X_Leopard" title="Mac OS X Leopard">Mac OS X 10.5</a> supports 64-bit GUI applications using <a href="/wiki/Cocoa_(API)" title="Cocoa (API)">Cocoa</a>, <a href="/wiki/Quartz_(graphics_layer)" title="Quartz (graphics layer)">Quartz</a>, <a href="/wiki/OpenGL" title="OpenGL">OpenGL</a>, and <a href="/wiki/X11" class="mw-redirect" title="X11">X11</a> on 64-bit Intel-based machines, as well as on 64-bit <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> machines.<a href="#cite_note-102">[97]</a> All non-GUI libraries and frameworks also support 64-bit applications on those platforms. The kernel, and all kernel extensions, are 32-bit only. <a href="/wiki/Mac_OS_X_Snow_Leopard" title="Mac OS X Snow Leopard">Mac OS X 10.6</a> is the first version of <a href="/wiki/MacOS" title="MacOS">macOS</a> that supports a 64-bit <a href="/wiki/Kernel_(operating_system)" title="Kernel (operating system)">kernel</a>. However, not all 64-bit computers can run the 64-bit kernel, and not all 64-bit computers that can run the 64-bit kernel will do so by default.<a href="#cite_note-103">[98]</a> The 64-bit kernel, like the 32-bit kernel, supports 32-bit applications; both kernels also support 64-bit applications. 32-bit applications have a virtual address space limit of 4 GiB under either kernel.<a href="#cite_note-arstechnicaMacOSX64bit-104">[99]</a><a href="#cite_note-Apple64Bit-105">[100]</a> The 64-bit kernel does not support 32-bit <a href="/wiki/Loadable_kernel_module" title="Loadable kernel module">kernel extensions</a>, and the 32-bit kernel does not support 64-bit kernel extensions. <a href="/wiki/OS_X_Mountain_Lion" title="OS X Mountain Lion">OS X 10.8</a> includes only the 64-bit kernel, but continues to support 32-bit applications; it does not support 32-bit kernel extensions, however. <a href="/wiki/MacOS_Catalina" title="MacOS Catalina">macOS 10.15</a> includes only the 64-bit kernel and no longer supports 32-bit applications. This removal of support has presented a problem for <a href="/wiki/WineHQ" class="mw-redirect" title="WineHQ">WineHQ</a> (and the commercial version <a href="/wiki/CrossOver" class="mw-redirect" title="CrossOver">CrossOver</a>), as it needs to still be able to run 32-bit Windows applications. The solution, termed wine32on64, was to add <a href="/wiki/Thunk" title="Thunk">thunks</a> that bring the CPU in and out of 32-bit compatibility mode in the nominally 64-bit application.<a href="#cite_note-106">[101]</a><a href="#cite_note-107">[102]</a> macOS uses the <a href="/wiki/Universal_binary" title="Universal binary">universal binary</a> format to package 32- and 64-bit versions of application and library code into a single file; the most appropriate version is automatically selected at load time. In Mac OS X 10.6, the universal binary format is also used for the kernel and for those kernel extensions that support both 32-bit and 64-bit kernels. <div class="mw-heading mw-heading3"><h3 id="Solaris">Solaris</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=35" title="Edit section: Solaris">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Illumos" title="Illumos">illumos</a></div> <a href="/wiki/Solaris_(operating_system)" class="mw-redirect" title="Solaris (operating system)">Solaris</a> 10 and later releases support the x86-64 architecture. For Solaris 10, just as with the <a href="/wiki/SPARC" title="SPARC">SPARC</a> architecture, there is only one operating system image, which contains a 32-bit kernel and a 64-bit kernel; this is labeled as the "x64/x86" DVD-ROM image. The default behavior is to boot a 64-bit kernel, allowing both 64-bit and existing or new 32-bit executables to be run. A 32-bit kernel can also be manually selected, in which case only 32-bit executables will run. The <code>isainfo</code> command can be used to determine if a system is running a 64-bit kernel. For Solaris 11, only the 64-bit kernel is provided. However, the 64-bit kernel supports both 32- and 64-bit executables, libraries, and system calls. <div class="mw-heading mw-heading3"><h3 id="Windows">Windows</h3>[<a href="/w/index.php?title=X86-64&action=edit&section=36" title="Edit section: Windows">edit</a>]</div> x64 editions of Microsoft Windows client and server—<a href="/wiki/Windows_XP_Professional_x64_Edition" title="Windows XP Professional x64 Edition">Windows XP Professional x64 Edition</a> and <a href="/wiki/Windows_Server_2003" title="Windows Server 2003">Windows Server 2003</a> x64 Edition—were released in March 2005.<a href="#cite_note-108">[103]</a> Internally they are actually the same build (5.2.3790.1830 SP1),<a href="#cite_note-109">[104]</a><a href="#cite_note-110">[105]</a> as they share the same source base and operating system binaries, so even system updates are released in unified packages, much in the manner as Windows 2000 Professional and Server editions for x86. <a href="/wiki/Windows_Vista" title="Windows Vista">Windows Vista</a>, which also has many different editions, was released in January 2007. <a href="/wiki/Windows_7" title="Windows 7">Windows 7</a> was released in July 2009. <a href="/wiki/Windows_Server_2008_R2" title="Windows Server 2008 R2">Windows Server 2008 R2</a> was sold in only x64 and Itanium editions; later versions of Windows Server only offer an x64 edition. Versions of Windows for x64 prior to Windows 8.1 and Windows Server 2012 R2 offer the following: <ul><li>8 TiB of virtual address space per process, accessible from both user mode and kernel mode, referred to as the user mode address space. An x64 program can use all of this, subject to backing store limits on the system, and provided it is linked with the "large address aware" option, which is present by default.<a href="#cite_note-VSdocLAA-111">[106]</a> This is a 4096-fold increase over the default 2 GiB user-mode virtual address space offered by 32-bit Windows.<a href="#cite_note-Pietrek64BitWindowsProgramming-112">[107]</a><a href="#cite_note-MicrosoftMoveTox64-113">[108]</a></li> <li>8 TiB of kernel mode virtual address space for the operating system.<a href="#cite_note-Pietrek64BitWindowsProgramming-112">[107]</a> As with the user mode address space, this is a 4096-fold increase over 32-bit Windows versions. The increased space primarily benefits the file system cache and kernel mode "heaps" (non-paged pool and paged pool). Windows only uses a total of 16 TiB out of the 256 TiB implemented by the processors because early AMD64 processors lacked a <code>CMPXCHG16B</code> instruction.<a href="#cite_note-114">[109]</a></li></ul> Under Windows 8.1 and Windows Server 2012 R2, both user mode and kernel mode virtual address spaces have been extended to 128 TiB.<a href="#cite_note-win-lim-msdn-25">[23]</a> These versions of Windows will not install on processors that lack the <code>CMPXCHG16B</code> instruction. The following additional characteristics apply to all x64 versions of Windows: <ul><li>Ability to run existing 32-bit applications (<code>.exe</code> programs) and dynamic link libraries (<code>.dll</code>s) using <a href="/wiki/WoW64" title="WoW64">WoW64</a> if WoW64 is supported on that version. Furthermore, a 32-bit program, if it was linked with the "large address aware" option,<a href="#cite_note-VSdocLAA-111">[106]</a> can use up to 4 GiB of virtual address space in 64-bit Windows, instead of the default 2 GiB (optional 3 GiB with <code>/3GB</code> boot option and "large address aware" link option) offered by 32-bit Windows.<a href="#cite_note-64-bitProgrammingGameDevelopers-115">[110]</a> Unlike the use of the <code>/3GB</code> boot option on x86, this does not reduce the kernel mode virtual address space available to the operating system. 32-bit applications can, therefore, benefit from running on x64 Windows even if they are not recompiled for x86-64.</li> <li>Both 32- and 64-bit applications, if not linked with "large address aware", are limited to 2 GiB of virtual address space.</li> <li>Ability to use up to 128 GiB (Windows XP/Vista), 192 GiB (Windows 7), 512 GiB (Windows 8), 1 TiB (Windows Server 2003), 2 TiB (Windows Server 2008/Windows 10), 4 TiB (Windows Server 2012), or 24 TiB (Windows Server 2016/2019) of physical random access memory (RAM).<a href="#cite_note-116">[111]</a></li> <li><a href="/wiki/LLP64" class="mw-redirect" title="LLP64">LLP64</a> data model: in C/C++, "int" and "long" types are 32 bits wide, "long long" is 64 bits, while pointers and types derived from pointers are 64 bits wide.</li> <li>Kernel mode device drivers must be 64-bit versions; there is no way to run 32-bit kernel mode executables within the 64-bit operating system. User mode device drivers can be either 32-bit or 64-bit.</li> <li>16-bit Windows (Win16) and DOS applications will not run on x86-64 versions of Windows due to the removal of the <a href="/wiki/Virtual_DOS_machine" title="Virtual DOS machine">virtual DOS machine</a> subsystem (NTVDM) which relied upon the ability to use virtual 8086 mode. Virtual 8086 mode cannot be entered while running in long mode.</li> <li>Full implementation of the <a href="/wiki/NX_bit" title="NX bit">NX</a> (No Execute) page protection feature. This is also implemented on recent 32-bit versions of Windows when they are started in PAE mode.</li> <li>Instead of FS segment descriptor on x86 versions of the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family, GS segment descriptor is used to point to two operating system defined structures: Thread Information Block (NT_TIB) in user mode and Processor Control Region (KPCR) in kernel mode. Thus, for example, in user mode <code>GS:0</code> is the address of the first member of the Thread Information Block. Maintaining this convention made the x86-64 port easier, but required AMD to retain the function of the FS and GS segments in long mode – even though segmented addressing per se is not really used by any modern operating system.<a href="#cite_note-Pietrek64BitWindowsProgramming-112">[107]</a></li> <li>Early reports claimed that the operating system scheduler would not save and restore the <a href="/wiki/X87" title="X87">x87</a> FPU machine state across thread context switches. Observed behavior shows that this is not the case: the x87 state is saved and restored, except for kernel mode-only threads (a limitation that exists in the 32-bit version as well). The most recent documentation available from Microsoft states that the x87/<a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>/<a href="/wiki/3DNow!" title="3DNow!">3DNow!</a> instructions may be used in long mode, but that they are deprecated and may cause compatibility problems in the future.<a href="#cite_note-64-bitProgrammingGameDevelopers-115">[110]</a> (3DNow! is no longer available on AMD processors, with the exception of the <code>PREFETCH</code> and <code>PREFETCHW</code> instructions,<a href="#cite_note-117">[112]</a> which are also supported on Intel processors as of <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>.)</li> <li>Some components like <a href="/wiki/Jet_Database_Engine" class="mw-redirect" title="Jet Database Engine">Jet Database Engine</a> and <a href="/wiki/Data_Access_Objects" class="mw-redirect" title="Data Access Objects">Data Access Objects</a> will not be ported to 64-bit architectures such as x86-64 and IA-64.<a href="#cite_note-118">[113]</a><a href="#cite_note-119">[114]</a><a href="#cite_note-120">[115]</a></li> <li><a href="/wiki/Microsoft_Visual_Studio" class="mw-redirect" title="Microsoft Visual Studio">Microsoft Visual Studio</a> can compile <a href="/wiki/Native_code" class="mw-redirect" title="Native code">native applications</a> to target either the x86-64 architecture, which can run only on 64-bit Microsoft Windows, or the <a href="/wiki/IA-32" title="IA-32">IA-32</a> architecture, which can run as a 32-bit application on 32-bit Microsoft Windows or 64-bit Microsoft Windows in <a href="/wiki/WoW64" title="WoW64">WoW64</a> emulation mode. <a href="/wiki/Managed_code" title="Managed code">Managed applications</a> can be compiled either in IA-32, x86-64 or AnyCPU modes. Software created in the first two modes behave like their IA-32 or x86-64 native code counterparts respectively; When using the AnyCPU mode, however, applications in 32-bit versions of Microsoft Windows run as 32-bit applications, while they run as a 64-bit application in 64-bit editions of Microsoft Windows.</li></ul> <div class="mw-heading mw-heading2"><h2 id="Video_game_consoles">Video game consoles</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=37" title="Edit section: Video game consoles">edit</a>]</div> Both the <a href="/wiki/PlayStation_4" title="PlayStation 4">PlayStation 4</a> and <a href="/wiki/Xbox_One" title="Xbox One">Xbox One</a>, and all variants of those consoles, incorporate AMD x86-64 processors, based on the <a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>.<a href="#cite_note-XboxOneMay2013Anandtechcomparison-121">[116]</a><a href="#cite_note-XboxOneMay2013SpecGameinformer-122">[117]</a> Firmware and games are written in x86-64 code; no legacy x86 code is involved. The current generation, the <a href="/wiki/PlayStation_5" title="PlayStation 5">PlayStation 5</a> and the <a href="/wiki/Xbox_Series_X_and_Series_S" title="Xbox Series X and Series S">Xbox Series X and Series S</a> respectively, also incorporate AMD x86-64 processors, based on the <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> microarchitecture.<a href="#cite_note-123">[118]</a><a href="#cite_note-124">[119]</a> Although considered a PC, the <a href="/wiki/Steam_Deck" title="Steam Deck">Steam Deck</a> uses a custom AMD x86-64 <a href="/wiki/AMD_Accelerated_Processing_Unit" class="mw-redirect" title="AMD Accelerated Processing Unit">accelerated processing unit</a> (APU), based on the Zen 2 microarchitecture.<a href="#cite_note-verge_tech_pres_details-125">[120]</a> <div class="mw-heading mw-heading2"><h2 id="Industry_naming_conventions">Industry naming conventions</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=38" title="Edit section: Industry naming conventions">edit</a>]</div> Since AMD64 and Intel 64 are substantially similar, many software and hardware products use one vendor-neutral term to indicate their compatibility with both implementations. AMD's original designation for this processor architecture, "x86-64", is still used for this purpose,<a href="#cite_note-apple-x86-64-2">[2]</a> as is the variant "x86_64".<a href="#cite_note-apple-x86_64-arch-manpage-3">[3]</a><a href="#cite_note-apple-x86_64-email-4">[4]</a> Other companies, such as <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a><a href="#cite_note-ms-x64-6">[6]</a> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>/<a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>,<a href="#cite_note-solaris-x64-5">[5]</a> use the contraction "x64" in marketing material. The term <a href="/wiki/IA-64" title="IA-64">IA-64</a> refers to the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor, and should not be confused with x86-64, as it is a completely different instruction set. Many operating systems and products, especially those that introduced x86-64 support prior to Intel's entry into the market, use the term "AMD64" or "amd64" to refer to both AMD64 and Intel 64. <ul><li>amd64 <ul><li>Most <a href="/wiki/BSD" class="mw-redirect" title="BSD">BSD</a> systems such as <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a>, <a href="/wiki/MidnightBSD" title="MidnightBSD">MidnightBSD</a>, <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> and <a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li> <li>Some <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a> such as <a href="/wiki/Debian" title="Debian">Debian</a>, <a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a>, <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li> <li><a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a>'s x64 versions use the AMD64 moniker internally to designate various components which use or are compatible with this architecture. For example, the <a href="/wiki/Environment_variable" title="Environment variable">environment variable</a> PROCESSOR_ARCHITECTURE is assigned the value "AMD64" as opposed to "x86" in 32-bit versions, and the system directory on a Windows x64 Edition installation CD-ROM is named "AMD64", in contrast to "i386" in 32-bit versions.<a href="#cite_note-126">[121]</a></li> <li>Sun's <a href="/wiki/Solaris_(operating_system)" class="mw-redirect" title="Solaris (operating system)">Solaris</a>'s isalist command identifies both AMD64- and Intel 64-based systems as "amd64".</li> <li><a href="/wiki/Java_Development_Kit" title="Java Development Kit">Java Development Kit</a> (JDK): the name "amd64" is used in directory names containing x86-64 files.</li></ul></li> <li>x86_64 <ul><li>The <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a><a href="#cite_note-127">[122]</a> and the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a> refers to 64-bit architecture as "x86_64".</li> <li>Some Linux distributions, such as <a href="/wiki/Fedora_(operating_system)" class="mw-redirect" title="Fedora (operating system)">Fedora</a>, <a href="/wiki/OpenSUSE" title="OpenSUSE">openSUSE</a>, <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>, <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a> refer to this 64-bit architecture as "x86_64".</li> <li>Apple <a href="/wiki/MacOS" title="MacOS">macOS</a> refers to 64-bit architecture as "x86-64" or "x86_64", as seen in the Terminal command <code>arch</code><a href="#cite_note-apple-x86_64-arch-manpage-3">[3]</a> and in their developer documentation.<a href="#cite_note-apple-x86-64-2">[2]</a><a href="#cite_note-apple-x86_64-email-4">[4]</a></li> <li>Breaking with most other BSD systems, <a href="/wiki/DragonFly_BSD" title="DragonFly BSD">DragonFly BSD</a> refers to 64-bit architecture as "x86_64".</li> <li><a href="/wiki/Haiku_(operating_system)" title="Haiku (operating system)">Haiku</a> refers to 64-bit architecture as "x86_64".</li></ul></li></ul> <div class="mw-heading mw-heading2"><h2 id="Licensing">Licensing</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=39" title="Edit section: Licensing">edit</a>]</div> x86-64/AMD64 was solely developed by AMD. Until April 2021 when the relevant patents expired, AMD held patents on techniques used in AMD64;<a href="#cite_note-128">[123]</a><a href="#cite_note-129">[124]</a><a href="#cite_note-130">[125]</a> those patents had to be licensed from AMD in order to implement AMD64. Intel entered into a cross-licensing agreement with AMD, licensing to AMD their patents on existing x86 techniques, and licensing from AMD their patents on techniques used in x86-64.<a href="#cite_note-131">[126]</a> In 2009, AMD and Intel settled several lawsuits and cross-licensing disagreements, extending their cross-licensing agreements.<a href="#cite_note-132">[127]</a><a href="#cite_note-133">[128]</a><a href="#cite_note-134">[129]</a> <div class="mw-heading mw-heading2"><h2 id="See_also">See also</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=40" title="Edit section: See also">edit</a>]</div> <ul><li><a href="/wiki/AGESA" title="AGESA">AMD Generic Encapsulated Software Architecture</a> (AGESA)</li> <li><a href="/wiki/Speculative_execution_CPU_vulnerabilities" class="mw-redirect" title="Speculative execution CPU vulnerabilities">Speculative execution CPU vulnerabilities</a></li></ul> <div class="mw-heading mw-heading2"><h2 id="Notes">Notes</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=41" title="Edit section: Notes">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239543626"><div class="reflist"> <div class="mw-references-wrap"><ol class="references"> <li id="cite_note-11"><a href="#cite_ref-11">^</a> Various names are used for the instruction set. Prior to the launch, x86-64 and x86_64 were used, while upon the release AMD named it AMD64.<a href="#cite_note-inq-amd64-1">[1]</a> Intel initially used the names IA-32e and EM64T before finally settling on "Intel 64" for its implementation. Some in the industry, including <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>,<a href="#cite_note-apple-x86-64-2">[2]</a><a href="#cite_note-apple-x86_64-arch-manpage-3">[3]</a><a href="#cite_note-apple-x86_64-email-4">[4]</a> use x86-64 and x86_64, while others, notably <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a><a href="#cite_note-solaris-x64-5">[5]</a> (now <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>) and <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>,<a href="#cite_note-ms-x64-6">[6]</a> use x64. The <a href="/wiki/BSD" class="mw-redirect" title="BSD">BSD</a> family of OSs and several <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a><a href="#cite_note-7">[7]</a><a href="#cite_note-8">[8]</a> use AMD64, as does Microsoft Windows internally.<a href="#cite_note-9">[9]</a><a href="#cite_note-10">[10]</a> </li> <li id="cite_note-14"><a href="#cite_ref-14">^</a> In practice, 64-bit operating systems generally do not support 16-bit applications, although modern versions of Microsoft Windows contain a limited workaround that effectively supports 16-bit <a href="/wiki/InstallShield" title="InstallShield">InstallShield</a> and Microsoft ACME installers by silently substituting them with 32-bit code.<a href="#cite_note-13">[12]</a> </li> </ol></div></div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239543626"><div class="reflist reflist-lower-alpha"> <div class="mw-references-wrap"><ol class="references"> <li id="cite_note-72"><a href="#cite_ref-72">^</a> <a href="/wiki/The_Register" title="The Register">The Register</a> reported that the stepping G1 (0F49h) of Pentium 4 will sample on October 17 and ship in volume on November 14.<a href="#cite_note-70">[66]</a> However, Intel's document says that samples are available on September 9, whereas October 17 is the "date of first availability of post-conversion material", which Intel defines as "the projected date that a customer may expect to receive the post-conversion materials. ... customers should be prepared to receive the post-converted materials on this date".<a href="#cite_note-71">[67]</a> </li> </ol></div></div> <div class="mw-heading mw-heading2"><h2 id="References">References</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=42" title="Edit section: References">edit</a>]</div> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239543626"><div class="reflist reflist-columns references-column-width" style="column-width: 30em;"> <ol class="references"> <li id="cite_note-inq-amd64-1"><a href="#cite_ref-inq-amd64_1-0">^</a> <style data-mw-deduplicate="TemplateStyles:r1238218222">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#d33)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#d33)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://wiki.debian.org/DebianAMD64Faq">"Debian AMD64 FAQ"</a>. Debian Wiki. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190926163758/https://wiki.debian.org/DebianAMD64Faq">Archived</a> from the original on September 26, 2019. Retrieved May 3, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Debian+Wiki&rft.atitle=Debian+AMD64+FAQ&rft_id=http%3A%2F%2Fwiki.debian.org%2FDebianAMD64Faq&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-apple-x86-64-2">^ <a href="#cite_ref-apple-x86-64_2-0">a</a> <a href="#cite_ref-apple-x86-64_2-1">b</a> <a href="#cite_ref-apple-x86-64_2-2">c</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.apple.com/library/mac/#documentation/developertools/Conceptual/MachOTopics/1-Articles/x86_64_code.html">"x86-64 Code Model"</a>. Apple. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120602013413/https://developer.apple.com/library/mac/#documentation/developertools/Conceptual/MachOTopics/1-Articles/x86_64_code.html">Archived</a> from the original on June 2, 2012. Retrieved November 23, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=x86-64+Code+Model&rft.pub=Apple&rft_id=https%3A%2F%2Fdeveloper.apple.com%2Flibrary%2Fmac%2F%23documentation%2Fdevelopertools%2FConceptual%2FMachOTopics%2F1-Articles%2Fx86_64_code.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-apple-x86_64-arch-manpage-3">^ <a href="#cite_ref-apple-x86_64-arch-manpage_3-0">a</a> <a href="#cite_ref-apple-x86_64-arch-manpage_3-1">b</a> <a href="#cite_ref-apple-x86_64-arch-manpage_3-2">c</a> <code><a rel="nofollow" class="external text" href="https://keith.github.io/xcode-man-pages/arch.1.html">arch(1)</a></code> – <a href="/wiki/Darwin_(operating_system)" title="Darwin (operating system)">Darwin</a> and <a href="/wiki/MacOS" title="MacOS">macOS</a> General Commands <a href="/wiki/Man_page" title="Man page">Manual</a> </li> <li id="cite_note-apple-x86_64-email-4">^ <a href="#cite_ref-apple-x86_64-email_4-0">a</a> <a href="#cite_ref-apple-x86_64-email_4-1">b</a> <a href="#cite_ref-apple-x86_64-email_4-2">c</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFKevin_Van_Vechten2006" class="citation web cs1">Kevin Van Vechten (August 9, 2006). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200201090447/https://lists.apple.com/archives/Darwin-dev/2006/Aug/msg00095.html">"re: Intel XNU bug report"</a>. Darwin-dev mailing list. <a href="/wiki/Apple_Computer" class="mw-redirect" title="Apple Computer">Apple Computer</a>. Archived from <a rel="nofollow" class="external text" href="http://lists.apple.com/archives/Darwin-dev/2006/Aug/msg00095.html">the original</a> on February 1, 2020. Retrieved October 5, 2006. <q>The kernel and developer tools have standardized on "x86_64" for the name of the Mach-O architecture</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Darwin-dev+mailing+list&rft.atitle=re%3A+Intel+XNU+bug+report&rft.date=2006-08-09&rft.au=Kevin+Van+Vechten&rft_id=http%3A%2F%2Flists.apple.com%2Farchives%2FDarwin-dev%2F2006%2FAug%2Fmsg00095.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-solaris-x64-5">^ <a href="#cite_ref-solaris-x64_5-0">a</a> <a href="#cite_ref-solaris-x64_5-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.oracle.com/technetwork/server-storage/solaris/overview/solaris10amdopteron-jsp-140575.html">"Solaris 10 on AMD Opteron"</a>. Oracle. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170725114435/http://www.oracle.com/technetwork/server-storage/solaris/overview/solaris10amdopteron-jsp-140575.html">Archived</a> from the original on July 25, 2017. Retrieved December 9, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Solaris+10+on+AMD+Opteron&rft.pub=Oracle&rft_id=http%3A%2F%2Fwww.oracle.com%2Ftechnetwork%2Fserver-storage%2Fsolaris%2Foverview%2Fsolaris10amdopteron-jsp-140575.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-ms-x64-6">^ <a href="#cite_ref-ms-x64_6-0">a</a> <a href="#cite_ref-ms-x64_6-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101212040212/http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">"Microsoft 64-Bit Computing"</a>. Microsoft. Archived from <a rel="nofollow" class="external text" href="http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">the original</a> on December 12, 2010. Retrieved December 9, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Microsoft+64-Bit+Computing&rft.pub=Microsoft&rft_id=http%3A%2F%2Fwww.microsoft.com%2Fwindowsserver2008%2Fen%2Fus%2F64bit-computing.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-7"><a href="#cite_ref-7">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. Debian. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190926060654/https://www.debian.org/ports/amd64/">Archived</a> from the original on September 26, 2019. Retrieved November 23, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD64+Port&rft.pub=Debian&rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-8"><a href="#cite_ref-8">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.gentoo.org/proj/en/base/amd64/">"Gentoo/AMD64 Project"</a>. Gentoo Project. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130603152916/http://www.gentoo.org/proj/en/base/amd64/">Archived</a> from the original on June 3, 2013. Retrieved May 27, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Gentoo%2FAMD64+Project&rft.pub=Gentoo+Project&rft_id=http%3A%2F%2Fwww.gentoo.org%2Fproj%2Fen%2Fbase%2Famd64%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-9"><a href="#cite_ref-9">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://msdn.microsoft.com/en-us/library/windows/desktop/aa384274(v=vs.85).aspx">"WOW64 Implementation Details"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180413001932/https://msdn.microsoft.com/en-us/library/windows/desktop/aa384274(v=vs.85).aspx">Archived</a> from the original on April 13, 2018. Retrieved January 24, 2016.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=WOW64+Implementation+Details&rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa384274%28v%3Dvs.85%29.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-10"><a href="#cite_ref-10">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture.aspx">"ProcessorArchitecture Class"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170603232543/https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture.aspx">Archived</a> from the original on June 3, 2017. Retrieved January 24, 2016.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=ProcessorArchitecture+Class&rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fmicrosoft.build.utilities.processorarchitecture.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-amd-24593-12">^ <a href="#cite_ref-amd-24593_12-0">a</a> <a href="#cite_ref-amd-24593_12-1">b</a> <a href="#cite_ref-amd-24593_12-2">c</a> <a href="#cite_ref-amd-24593_12-3">d</a> <a href="#cite_ref-amd-24593_12-4">e</a> <a href="#cite_ref-amd-24593_12-5">f</a> <a href="#cite_ref-amd-24593_12-6">g</a> <a href="#cite_ref-amd-24593_12-7">h</a> <a href="#cite_ref-amd-24593_12-8">i</a> <a href="#cite_ref-amd-24593_12-9">j</a> <a href="#cite_ref-amd-24593_12-10">k</a> <a href="#cite_ref-amd-24593_12-11">l</a> <a href="#cite_ref-amd-24593_12-12">m</a> <a href="#cite_ref-amd-24593_12-13">n</a> <a href="#cite_ref-amd-24593_12-14">o</a> <a href="#cite_ref-amd-24593_12-15">p</a> <a href="#cite_ref-amd-24593_12-16">q</a> <a href="#cite_ref-amd-24593_12-17">r</a> <a href="#cite_ref-amd-24593_12-18">s</a> <a href="#cite_ref-amd-24593_12-19">t</a> <a href="#cite_ref-amd-24593_12-20">u</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAMD_Corporation2016" class="citation web cs1">AMD Corporation (December 2016). <a rel="nofollow" class="external text" href="http://support.amd.com/TechDocs/24593.pdf">"Volume 2: System Programming"</a> (PDF). AMD64 Architecture Programmer's Manual. AMD Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180713145424/https://support.amd.com/TechDocs/24593.pdf">Archived</a> (PDF) from the original on July 13, 2018. Retrieved March 25, 2017.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=AMD64+Architecture+Programmer%27s+Manual&rft.atitle=Volume+2%3A+System+Programming&rft.date=2016-12&rft.au=AMD+Corporation&rft_id=http%3A%2F%2Fsupport.amd.com%2FTechDocs%2F24593.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-13"><a href="#cite_ref-13">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFRaymond_Chen2013" class="citation web cs1">Raymond Chen (October 31, 2013). <a rel="nofollow" class="external text" href="https://devblogs.microsoft.com/oldnewthing/20131031-00/?p=2783">"If there is no 16-bit emulation layer in 64-bit Windows, how come certain 16-bit installers are allowed to run?"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210714084610/https://devblogs.microsoft.com/oldnewthing/20131031-00/?p=2783">Archived</a> from the original on July 14, 2021. Retrieved July 14, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=If+there+is+no+16-bit+emulation+layer+in+64-bit+Windows%2C+how+come+certain+16-bit+installers+are+allowed+to+run%3F&rft.date=2013-10-31&rft.au=Raymond+Chen&rft_id=https%3A%2F%2Fdevblogs.microsoft.com%2Foldnewthing%2F20131031-00%2F%3Fp%3D2783&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-x86-compat-perf-15"><a href="#cite_ref-x86-compat-perf_15-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://public.dhe.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">"IBM WebSphere Application Server 64-bit Performance Demystified"</a> (PDF). IBM Corporation. September 6, 2007. p. 14. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220125121650/ftp://ftp.software.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">Archived</a> (PDF) from the original on January 25, 2022. Retrieved April 9, 2010. <q>Figures 5, 6 and 7 also show the 32-bit version of WAS runs applications at full native hardware performance on the POWER and x86-64 platforms. Unlike some 64-bit processor architectures, the POWER and x86-64 hardware does not emulate 32-bit mode. Therefore applications that do not benefit from 64-bit features can run with full performance on the 32-bit version of WebSphere running on the above mentioned 64-bit platforms.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=IBM+WebSphere+Application+Server+64-bit+Performance+Demystified&rft.pages=14&rft.pub=IBM+Corporation&rft.date=2007-09-06&rft_id=https%3A%2F%2Fpublic.dhe.ibm.com%2Fsoftware%2Fwebserver%2Fappserv%2Fwas%2F64bitPerf.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-16"><a href="#cite_ref-16">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120308030806/http://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">"AMD Discloses New Technologies At Microporcessor Forum"</a> (Press release). AMD. October 5, 1999. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">the original</a> on March 8, 2012. Retrieved November 9, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD+Discloses+New+Technologies+At+Microporcessor+Forum&rft.pub=AMD&rft.date=1999-10-05&rft_id=https%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_751.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-17"><a href="#cite_ref-17">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120308025559/http://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">"AMD Releases x86-64 Architectural Specification; Enables Market Driven Migration to 64-Bit Computing"</a> (Press release). AMD. August 10, 2000. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">the original</a> on March 8, 2012. Retrieved November 9, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD+Releases+x86-64+Architectural+Specification%3B+Enables+Market+Driven+Migration+to+64-Bit+Computing&rft.pub=AMD&rft.date=2000-08-10&rft_id=https%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_715.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-18"><a href="#cite_ref-18">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/24592.pdf">AMD64 Architecture Programmer's Manual</a> (PDF). p. 1.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=book&rft.btitle=AMD64+Architecture+Programmer%27s+Manual&rft.pages=1&rft_id=https%3A%2F%2Fwww.amd.com%2Fcontent%2Fdam%2Famd%2Fen%2Fdocuments%2Fprocessor-tech-docs%2Fprogrammer-references%2F24592.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-19"><a href="#cite_ref-19">^</a> Mauerer, W. (2010). Professional Linux kernel architecture. John Wiley & Sons. </li> <li id="cite_note-intel-253668-20"><a href="#cite_ref-intel-253668_20-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/Assets/PDF/manual/253668.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1"</a> (PDF). pp. 4–7. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110516145322/http://www.intel.com/Assets/PDF/manual/253668.pdf">Archived</a> (PDF) from the original on May 16, 2011. Retrieved July 10, 2019.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual%2C+Volume+3A%3A+System+Programming+Guide%2C+Part+1&rft.pages=4-7&rft_id=http%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2Fmanual%2F253668.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-amd10h-21">^ <a href="#cite_ref-amd10h_21-0">a</a> <a href="#cite_ref-amd10h_21-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/31116.pdf">"BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h Processors"</a> (PDF). p. 24. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160418185513/http://developer.amd.com/wordpress/media/2012/10/31116.pdf">Archived</a> (PDF) from the original on April 18, 2016. Retrieved February 27, 2016. <q>Physical address space increased to 48 bits.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=BIOS+and+Kernel+Developer%27s+Guide+%28BKDG%29+For+AMD+Family+10h+Processors&rft.pages=24&rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F31116.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-22"><a href="#cite_ref-22">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101010233951/http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">"Myth and facts about 64-bit Linux"</a> (PDF). March 2, 2008. p. 7. Archived from <a rel="nofollow" class="external text" href="http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">the original</a> (PDF) on October 10, 2010. Retrieved May 30, 2010. <q>Physical address space increased to 48 bits</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Myth+and+facts+about+64-bit+Linux&rft.pages=7&rft.date=2008-03-02&rft_id=http%3A%2F%2Fwww.amd64.org%2Ffileadmin%2Fuser_upload%2Fpub%2F64bit_Linux-Myths_and_Facts.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-shanley-ppro-23"><a href="#cite_ref-shanley-ppro_23-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFShanley1998" class="citation book cs1">Shanley, Tom (1998). <a rel="nofollow" class="external text" href="https://archive.org/details/pentiumpropentiu00shan/page/445">Pentium Pro and Pentium II System Architecture</a>. PC System Architecture Series (Second ed.). Addison-Wesley. p. <a rel="nofollow" class="external text" href="https://archive.org/details/pentiumpropentiu00shan/page/445">445</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a> <a href="/wiki/Special:BookSources/0-201-30973-4" title="Special:BookSources/0-201-30973-4"><bdi>0-201-30973-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=book&rft.btitle=Pentium+Pro+and+Pentium+II+System+Architecture&rft.series=PC+System+Architecture+Series&rft.pages=445&rft.edition=Second&rft.pub=Addison-Wesley&rft.date=1998&rft.isbn=0-201-30973-4&rft.aulast=Shanley&rft.aufirst=Tom&rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fpentiumpropentiu00shan%2Fpage%2F445&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-24"><a href="#cite_ref-24">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMicrosoft_Corporation" class="citation web cs1">Microsoft Corporation. <a rel="nofollow" class="external text" href="http://windows.microsoft.com/en-GB/windows-8/what-is-pae-nx-sse2">"What is PAE, NX, and SSE2 and why does my PC need to support them to run Windows 8 ?"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130411004411/http://windows.microsoft.com/en-GB/windows-8/what-is-pae-nx-sse2">Archived</a> from the original on April 11, 2013. Retrieved March 19, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=What+is+PAE%2C+NX%2C+and+SSE2+and+why+does+my+PC+need+to+support+them+to+run+Windows+8+%3F&rft.au=Microsoft+Corporation&rft_id=http%3A%2F%2Fwindows.microsoft.com%2Fen-GB%2Fwindows-8%2Fwhat-is-pae-nx-sse2&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-win-lim-msdn-25">^ <a href="#cite_ref-win-lim-msdn_25-0">a</a> <a href="#cite_ref-win-lim-msdn_25-1">b</a> <a href="#cite_ref-win-lim-msdn_25-2">c</a> <a href="#cite_ref-win-lim-msdn_25-3">d</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">"Memory Limits for Windows Releases"</a>. <a href="/wiki/MSDN" class="mw-redirect" title="MSDN">MSDN</a>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>. November 16, 2013. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140106195757/http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">Archived</a> from the original on January 6, 2014. Retrieved January 20, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=MSDN&rft.atitle=Memory+Limits+for+Windows+Releases&rft.date=2013-11-16&rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa366778%28v%3Dvs.85%29.aspx%23memory_limits&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-26"><a href="#cite_ref-26">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf">"5-Level Paging and 5-Level EPT"</a> (PDF). Intel. May 2017. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181205041235/https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf">Archived</a> (PDF) from the original on December 5, 2018. Retrieved June 17, 2017.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=5-Level+Paging+and+5-Level+EPT&rft.pub=Intel&rft.date=2017-05&rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2F2b%2F80%2F5-level_paging_white_paper.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-27"><a href="#cite_ref-27">^</a> <style data-mw-deduplicate="TemplateStyles:r1041539562">.mw-parser-output .citation{word-wrap:break-word}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}</style><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&IDX=US9858198">US patent 9858198</a>, Larry Seiler, "64KB page system that supports 4KB page operation", published 2016-12-29, issued 2018-01-02, assigned to Intel Corp.<span class="Z3988" title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.number=9858198&rft.cc=US&rft.title=64KB+page+system+that+supports+4KB+page+operation&rft.inventor=Larry+Seiler&rft.assignee=Intel+Corp.&rft.date=2018-01-02&rft.appldate=2015-06-26&rft.pubdate=2016-12-29&rft.prioritydate=2015-06-26">  </li> <li id="cite_note-28"><a href="#cite_ref-28">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron6100/">"Opteron 6100 Series Motherboards"</a>. Supermicro Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100603182215/http://www.supermicro.com/Aplus/motherboard/Opteron6100/">Archived</a> from the original on June 3, 2010. Retrieved June 22, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Opteron+6100+Series+Motherboards&rft.pub=Supermicro+Corporation&rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron6100%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-29"><a href="#cite_ref-29">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Xeon1333/#1366">"Supermicro XeonSolutions"</a>. Supermicro Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100527224603/http://www.supermicro.com/products/motherboard/Xeon1333/#1366">Archived</a> from the original on May 27, 2010. Retrieved June 20, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Supermicro+XeonSolutions&rft.pub=Supermicro+Corporation&rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FXeon1333%2F%231366&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-30"><a href="#cite_ref-30">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron8000/">"Opteron 8000 Series Motherboards"</a>. Supermicro Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100527212322/http://www.supermicro.com/Aplus/motherboard/Opteron8000/">Archived</a> from the original on May 27, 2010. Retrieved June 20, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Opteron+8000+Series+Motherboards&rft.pub=Supermicro+Corporation&rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron8000%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-31"><a href="#cite_ref-31">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Core/index.cfm#1366">"Tyan Product Matrix"</a>. MiTEC International Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100606190740/http://www.supermicro.com/products/motherboard/Core/index.cfm#1366">Archived</a> from the original on June 6, 2010. Retrieved June 21, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Tyan+Product+Matrix&rft.pub=MiTEC+International+Corporation&rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FCore%2Findex.cfm%231366&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-AMIBlog-33">^ <a href="#cite_ref-AMIBlog_33-0">a</a> <a href="#cite_ref-AMIBlog_33-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20211025233343/https://www.ami.com/tech-blog/from-the-ami-archives-amibios-8-and-the-transition-to-efi/">"From the AMI Archives: AMIBIOS 8 and the Transition to EFI"</a>. <a href="/wiki/American_Megatrends" title="American Megatrends">American Megatrends</a>. September 8, 2017. Archived from <a rel="nofollow" class="external text" href="https://www.ami.com/tech-blog/from-the-ami-archives-amibios-8-and-the-transition-to-efi/">the original</a> on October 25, 2021. Retrieved October 25, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=From+the+AMI+Archives%3A+AMIBIOS+8+and+the+Transition+to+EFI&rft.pub=American+Megatrends&rft.date=2017-09-08&rft_id=https%3A%2F%2Fwww.ami.com%2Ftech-blog%2Ffrom-the-ami-archives-amibios-8-and-the-transition-to-efi%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-35"><a href="#cite_ref-35">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.neowin.net/news/intel-is-continuing-the-yamhill-project/">"Intel is Continuing the Yamhill Project?"</a>. Neowin. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220605151028/https://www.neowin.net/news/intel-is-continuing-the-yamhill-project/">Archived</a> from the original on June 5, 2022. Retrieved June 5, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.jtitle=Neowin&rft.atitle=Intel+is+Continuing+the+Yamhill+Project%3F&rft_id=https%3A%2F%2Fwww.neowin.net%2Fnews%2Fintel-is-continuing-the-yamhill-project%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-36"><a href="#cite_ref-36">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://archive.today/20130112014446/http://www.theinquirer.net/inquirer/news/1042795/craig-barrett-confirms-bit-address-extensions-xeon-and-prescott">"Craig Barrett confirms 64 bit address extensions for Xeon. And Prescott"</a>. The Inquirer. February 17, 2004. Archived from <a rel="nofollow" class="external text" href="https://www.theinquirer.net/inquirer/news/1042795/craig-barrett-confirms-bit-address-extensions-xeon-and-prescott">the original</a> on January 12, 2013. Retrieved August 20, 2017.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Craig+Barrett+confirms+64+bit+address+extensions+for+Xeon.+And+Prescott.&rft.pub=The+Inquirer&rft.date=2004-02-17&rft_id=https%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1042795%2Fcraig-barrett-confirms-bit-address-extensions-xeon-and-prescott&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-37"><a href="#cite_ref-37">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120925003349/http://www.internetnews.com/ent-news/article.php/3518781">""A Roundup of 64-Bit Computing", from internetnews.com"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.internetnews.com/ent-news/article.php/3518781">the original</a> on September 25, 2012. Retrieved September 18, 2006.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=%22A+Roundup+of+64-Bit+Computing%22%2C+from+internetnews.com&rft_id=http%3A%2F%2Fwww.internetnews.com%2Fent-news%2Farticle.php%2F3518781&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-38"><a href="#cite_ref-38">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFLapedus2004" class="citation web cs1">Lapedus, Mark (February 6, 2004). <a rel="nofollow" class="external text" href="https://www.edn.com/intel-to-demo-ct-64-bit-processor-line-at-idf/">"Intel to demo 'CT' 64-bit processor line at IDF"</a>. EDN. AspenCore Media. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210525031727/https://www.edn.com/intel-to-demo-ct-64-bit-processor-line-at-idf/">Archived</a> from the original on May 25, 2021. Retrieved May 25, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=EDN&rft.atitle=Intel+to+demo+%27CT%27+64-bit+processor+line+at+IDF&rft.date=2004-02-06&rft.aulast=Lapedus&rft.aufirst=Mark&rft_id=https%3A%2F%2Fwww.edn.com%2Fintel-to-demo-ct-64-bit-processor-line-at-idf%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-39"><a href="#cite_ref-39">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">"Intel 64 Architecture"</a>. <a href="/wiki/Intel" title="Intel">Intel</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110629214538/http://www.intel.com/technology/intel64/index.htm">Archived</a> from the original on June 29, 2011. Retrieved June 29, 2007.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+64+Architecture&rft.pub=Intel&rft_id=http%3A%2F%2Fwww.intel.com%2Ftechnology%2Fintel64%2Findex.htm&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-40"><a href="#cite_ref-40">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.phoronix.com/news/Intel-X86-S-64-bit-Only">"Intel Publishes "X86-S" Specification For 64-bit Only Architecture"</a>. www.phoronix.com.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=www.phoronix.com&rft.atitle=Intel+Publishes+%22X86-S%22+Specification+For+64-bit+Only+Architecture&rft_id=https%3A%2F%2Fwww.phoronix.com%2Fnews%2FIntel-X86-S-64-bit-Only&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-x86-S-41">^ <a href="#cite_ref-x86-S_41-0">a</a> <a href="#cite_ref-x86-S_41-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/envisioning-future-simplified-architecture.html">"Envisioning a Simplified Intel Architecture for the Future"</a>. Intel.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Intel&rft.atitle=Envisioning+a+Simplified+Intel+Architecture+for+the+Future&rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdeveloper%2Farticles%2Ftechnical%2Fenvisioning-future-simplified-architecture.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-42"><a href="#cite_ref-42">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.digitimes.com/news/a20070725PD206.html">"VIA to launch new processor architecture in 1Q08"</a> (subscription required). <a href="/wiki/DigiTimes" title="DigiTimes">DigiTimes</a>. July 25, 2007. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081203201340/http://www.digitimes.com/news/a20070725PD206.html">Archived</a> from the original on December 3, 2008. Retrieved July 25, 2007.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=VIA+to+launch+new+processor+architecture+in+1Q08&rft.pub=DigiTimes&rft.date=2007-07-25&rft_id=http%3A%2F%2Fwww.digitimes.com%2Fnews%2Fa20070725PD206.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-43"><a href="#cite_ref-43">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFStokes2008" class="citation web cs1">Stokes, Jon (January 23, 2008). <a rel="nofollow" class="external text" href="https://arstechnica.com/articles/paedia/cpu/via-cpu-isaiah.ars">"Isaiah revealed: VIA's new low-power architecture"</a>. Ars Technica. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080127095807/http://arstechnica.com/articles/paedia/cpu/via-cpu-isaiah.ars">Archived</a> from the original on January 27, 2008. Retrieved January 24, 2008.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Isaiah+revealed%3A+VIA%27s+new+low-power+architecture&rft.pub=Ars+Technica&rft.date=2008-01-23&rft.aulast=Stokes&rft.aufirst=Jon&rft_id=https%3A%2F%2Farstechnica.com%2Farticles%2Fpaedia%2Fcpu%2Fvia-cpu-isaiah.ars&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-44"><a href="#cite_ref-44">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.viatech.com/en/2008/05/via-launches-via-nano-processor-family/">"VIA Launches VIA Nano Processor Family"</a> (Press release). <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. May 29, 2008. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190203072901/https://www.viatech.com/en/2008/05/via-launches-via-nano-processor-family/">Archived</a> from the original on February 3, 2019. Retrieved May 25, 2017.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=VIA+Launches+VIA+Nano+Processor+Family&rft.pub=VIA&rft.date=2008-05-29&rft_id=http%3A%2F%2Fwww.viatech.com%2Fen%2F2008%2F05%2Fvia-launches-via-nano-processor-family%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-45"><a href="#cite_ref-45">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080907181213/http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">"VIA Isaiah Architecture Introduction"</a> (PDF). <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. January 23, 2008. Archived from <a rel="nofollow" class="external text" href="http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">the original</a> (PDF) on September 7, 2008. Retrieved July 31, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=VIA+Isaiah+Architecture+Introduction&rft.pub=VIA&rft.date=2008-01-23&rft_id=http%3A%2F%2Fwww.via.com.tw%2Fen%2Fdownloads%2Fpresentations%2Fprocessors%2Fpb_via-isaiah_080124.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-46"><a href="#cite_ref-46">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWeimer2020" class="citation mailinglist cs1">Weimer, Florian (July 10, 2020). <a rel="nofollow" class="external text" href="https://lists.llvm.org/pipermail/llvm-dev/2020-July/143289.html">"New x86-64 micro-architecture levels"</a>. llvm-dev (Mailing list). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210414100705/https://lists.llvm.org/pipermail/llvm-dev/2020-July/143289.html">Archived</a> from the original on April 14, 2021. Retrieved March 11, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=New+x86-64+micro-architecture+levels&rft.date=2020-07-10&rft.aulast=Weimer&rft.aufirst=Florian&rft_id=https%3A%2F%2Flists.llvm.org%2Fpipermail%2Fllvm-dev%2F2020-July%2F143289.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-47"><a href="#cite_ref-47">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWeimer2021" class="citation web cs1">Weimer, Florian (January 5, 2021). <a rel="nofollow" class="external text" href="https://developers.redhat.com/blog/2021/01/05/building-red-hat-enterprise-linux-9-for-the-x86-64-v2-microarchitecture-level">"Building Red Hat Enterprise Linux 9 for the x86-64-v2 microarchitecture level"</a>. Red Hat developer blog. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220220155150/https://developers.redhat.com/blog/2021/01/05/building-red-hat-enterprise-linux-9-for-the-x86-64-v2-microarchitecture-level">Archived</a> from the original on February 20, 2022. Retrieved March 22, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Red+Hat+developer+blog&rft.atitle=Building+Red+Hat+Enterprise+Linux+9+for+the+x86-64-v2+microarchitecture+level&rft.date=2021-01-05&rft.aulast=Weimer&rft.aufirst=Florian&rft_id=https%3A%2F%2Fdevelopers.redhat.com%2Fblog%2F2021%2F01%2F05%2Fbuilding-red-hat-enterprise-linux-9-for-the-x86-64-v2-microarchitecture-level&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-48"><a href="#cite_ref-48">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://gitlab.com/x86-psABIs/x86-64-ABI/-/blob/master/x86-64-ABI/low-level-sys-info.tex">"System V Application Binary Interface Low Level System Information"</a>. x86-64 psABI repo. January 29, 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210202215134/https://gitlab.com/x86-psABIs/x86-64-ABI/-/blob/master/x86-64-ABI/low-level-sys-info.tex">Archived</a> from the original on February 2, 2021. Retrieved March 11, 2021 – via <a href="/wiki/GitLab" title="GitLab">GitLab</a>.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=x86-64+psABI+repo&rft.atitle=System+V+Application+Binary+Interface+Low+Level+System+Information&rft.date=2021-01-29&rft_id=https%3A%2F%2Fgitlab.com%2Fx86-psABIs%2Fx86-64-ABI%2F-%2Fblob%2Fmaster%2Fx86-64-ABI%2Flow-level-sys-info.tex&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-49"><a href="#cite_ref-49">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.qemu.org/2022/12/14/qemu-7-2-0/">"QEMU version 7.2.0 released - QEMU"</a>. www.qemu.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221221220214/https://www.qemu.org/2022/12/14/qemu-7-2-0/">Archived</a> from the original on December 21, 2022. Retrieved January 9, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=www.qemu.org&rft.atitle=QEMU+version+7.2.0+released+-+QEMU&rft_id=https%3A%2F%2Fwww.qemu.org%2F2022%2F12%2F14%2Fqemu-7-2-0%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-50"><a href="#cite_ref-50">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.qemu.org/ChangeLog/7.2#TCG">"ChangeLog/7.2 - QEMU"</a>. wiki.qemu.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230109194106/https://wiki.qemu.org/ChangeLog/7.2#TCG">Archived</a> from the original on January 9, 2023. Retrieved January 9, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=wiki.qemu.org&rft.atitle=ChangeLog%2F7.2+-+QEMU&rft_id=https%3A%2F%2Fwiki.qemu.org%2FChangeLog%2F7.2%23TCG&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-trcscott-51"><a href="#cite_ref-trcscott_51-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWasson2005" class="citation web cs1">Wasson, Scott (March 23, 2005). <a rel="nofollow" class="external text" href="http://techreport.com/articles.x/8131/1">"64-bit computing in theory and practice"</a>. The Tech Report. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110312004304/http://techreport.com/articles.x/8131/1">Archived</a> from the original on March 12, 2011. Retrieved March 22, 2011.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=The+Tech+Report&rft.atitle=64-bit+computing+in+theory+and+practice&rft.date=2005-03-23&rft.aulast=Wasson&rft.aufirst=Scott&rft_id=http%3A%2F%2Ftechreport.com%2Farticles.x%2F8131%2F1&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-52"><a href="#cite_ref-52">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://stackoverflow.com/questions/66416287/in-x86-64-does-a-32-bit-cmov-clear-the-top-bits-if-the-condition-is-false/66416462#comment117465925_66416462">"Discussion on Stack Overflow"</a>. March 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230111050417/https://stackoverflow.com/questions/66416287/in-x86-64-does-a-32-bit-cmov-clear-the-top-bits-if-the-condition-is-false/66416462#comment117465925_66416462">Archived</a> from the original on January 11, 2023. Retrieved March 2, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Discussion+on+Stack+Overflow&rft.date=2021-03&rft_id=https%3A%2F%2Fstackoverflow.com%2Fquestions%2F66416287%2Fin-x86-64-does-a-32-bit-cmov-clear-the-top-bits-if-the-condition-is-false%2F66416462%23comment117465925_66416462&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-53"><a href="#cite_ref-53">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B & 2C): Instruction Set Reference, A–Z"</a> (PDF). Intel. September 2013. pp. 4–397. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131020144800/http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">Archived</a> (PDF) from the original on October 20, 2013. Retrieved January 21, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A%E2%80%93Z&rft.pages=4-397&rft.pub=Intel&rft.date=2013-09&rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-54"><a href="#cite_ref-54">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B & 2C): Instruction Set Reference, A-Z"</a> (PDF). Intel. September 2013. pp. 4–400. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131020144800/http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">Archived</a> (PDF) from the original on October 20, 2013. Retrieved January 21, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&rft.pages=4-400&rft.pub=Intel&rft.date=2013-09&rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-55"><a href="#cite_ref-55">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.pagetable.com/?p=25">"How retiring segmentation in AMD64 long mode broke VMware"</a>. Pagetable.com. November 9, 2006. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110718104331/http://www.pagetable.com/?p=25">Archived</a> from the original on July 18, 2011. Retrieved May 2, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=How+retiring+segmentation+in+AMD64+long+mode+broke+VMware&rft.pub=Pagetable.com&rft.date=2006-11-09&rft_id=http%3A%2F%2Fwww.pagetable.com%2F%3Fp%3D25&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-56"><a href="#cite_ref-56">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://download3.vmware.com/vmworld/2005/pac346.pdf">"VMware and CPU Virtualization Technology"</a> (PDF). VMware. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110717231306/http://download3.vmware.com/vmworld/2005/pac346.pdf">Archived</a> (PDF) from the original on July 17, 2011. Retrieved September 8, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=VMware+and+CPU+Virtualization+Technology&rft.pub=VMware&rft_id=http%3A%2F%2Fdownload3.vmware.com%2Fvmworld%2F2005%2Fpac346.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-57"><a href="#cite_ref-57">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://lkml.indiana.edu/hypermail/linux/kernel/2209.2/00025.html">"Linux-Kernel Archive: [PATCH 2/5] KVM: svm: Disallow EFER.LMSLE on hardware that doesn't support it"</a>. lkml.indiana.edu. Retrieved November 3, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=lkml.indiana.edu&rft.atitle=Linux-Kernel+Archive%3A+%5BPATCH+2%2F5%5D+KVM%3A+svm%3A+Disallow+EFER.LMSLE+on+hardware+that+doesn%27t+support+it&rft_id=https%3A%2F%2Flkml.indiana.edu%2Fhypermail%2Flinux%2Fkernel%2F2209.2%2F00025.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-58"><a href="#cite_ref-58">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://support.amd.com/TechDocs/24594.pdf">"AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions"</a> (PDF). AMD. May 2018. p. 419. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180820123419/https://support.amd.com/TechDocs/24594.pdf">Archived</a> (PDF) from the original on August 20, 2018. Retrieved August 2, 2018.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD64+Architecture+Programmer%27s+Manual+Volume+3%3A+General-Purpose+and+System+Instructions&rft.pages=419&rft.pub=AMD&rft.date=2018-05&rft_id=https%3A%2F%2Fsupport.amd.com%2FTechDocs%2F24594.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-59"><a href="#cite_ref-59">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B & 2C): Instruction Set Reference, A-Z"</a> (PDF). Intel. September 2014. pp. 4–412. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150113223656/http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">Archived</a> (PDF) from the original on January 13, 2015. Retrieved December 28, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&rft.pages=4-412&rft.pub=Intel&rft.date=2014-09&rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-60"><a href="#cite_ref-60">^</a> Hadi Brais, <a rel="nofollow" class="external text" href="https://hadibrais.wordpress.com/2018/05/14/the-significance-of-the-x86-lfence-instruction/">The Significance of the x86 LFENCE Instruction</a>, 14 May 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230610045406/https://hadibrais.wordpress.com/2018/05/14/the-significance-of-the-x86-lfence-instruction/">Archived</a> on 10 Jun 2023. </li> <li id="cite_note-61"><a href="#cite_ref-61">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/43781-3.00-PUB_Live-Virtual-Machine-Migration-on-AMD-processors.pdf">"Live Migration with AMD-V™ Extended Migration Technology"</a> (PDF). developer.amd.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221206025751/http://developer.amd.com/wordpress/media/2012/10/43781-3.00-PUB_Live-Virtual-Machine-Migration-on-AMD-processors.pdf">Archived</a> (PDF) from the original on December 6, 2022. Retrieved June 30, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=developer.amd.com&rft.atitle=Live+Migration+with+AMD-V%E2%84%A2+Extended+Migration+Technology&rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F43781-3.00-PUB_Live-Virtual-Machine-Migration-on-AMD-processors.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-62"><a href="#cite_ref-62">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMaged_M._Michael" class="citation web cs1">Maged M. Michael. <a rel="nofollow" class="external text" href="http://www.research.ibm.com/people/m/michael/disc-2004.pdf">"Practical Lock-Free and Wait-Free LL/SC/VL Implementations Using 64-Bit CAS"</a> (PDF). IBM. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130502033436/http://www.research.ibm.com/people/m/michael/disc-2004.pdf">Archived</a> (PDF) from the original on May 2, 2013. Retrieved January 21, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Practical+Lock-Free+and+Wait-Free+LL%2FSC%2FVL+Implementations+Using+64-Bit+CAS&rft.pub=IBM&rft.au=Maged+M.+Michael&rft_id=http%3A%2F%2Fwww.research.ibm.com%2Fpeople%2Fm%2Fmichael%2Fdisc-2004.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-63"><a href="#cite_ref-63">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFdarwou2004" class="citation web cs1">darwou (August 20, 2004). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20040817-00/?p=38153#comment-204583">"Why is the virtual address space 4GB anyway?"</a>. The Old New Thing. Microsoft. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170326140218/https://blogs.msdn.microsoft.com/oldnewthing/20040817-00/?p=38153#comment-204583">Archived</a> from the original on March 26, 2017. Retrieved March 25, 2017.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=The+Old+New+Thing&rft.atitle=Why+is+the+virtual+address+space+4GB+anyway%3F&rft.date=2004-08-20&rft.au=darwou&rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20040817-00%2F%3Fp%3D38153%23comment-204583&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-CPUinsts8.1-64">^ <a href="#cite_ref-CPUinsts8.1_64-0">a</a> <a href="#cite_ref-CPUinsts8.1_64-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://windows.microsoft.com/en-us/windows-8/system-requirements">"System Requirements—Windows 8.1"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140428223434/http://windows.microsoft.com/en-us/windows-8/system-requirements">Archived</a> from the original on April 28, 2014. Retrieved April 27, 2014. <q>To install a 64-bit OS on a 64-bit PC, your processor needs to support CMPXCHG16b, PrefetchW, and LAHF/SAHF.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=System+Requirements%E2%80%94Windows+8.1&rft_id=http%3A%2F%2Fwindows.microsoft.com%2Fen-us%2Fwindows-8%2Fsystem-requirements&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-65"><a href="#cite_ref-65">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFPetkov2009" class="citation web cs1">Petkov, Borislav (August 10, 2009). <a rel="nofollow" class="external text" href="https://lkml.org/lkml/2009/8/10/159">"Re: [PATCH v2] x86: clear incorrectly forced X86_FEATURE_LAHF_LM flag"</a>. <a href="/wiki/Linux_kernel_mailing_list" title="Linux kernel mailing list">Linux kernel mailing list</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230111050420/https://lkml.org/lkml/2009/8/10/159">Archived</a> from the original on January 11, 2023. Retrieved June 30, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Linux+kernel+mailing+list&rft.atitle=Re%3A+%5BPATCH+v2%5D+x86%3A+clear+incorrectly+forced+X86_FEATURE_LAHF_LM+flag&rft.date=2009-08-10&rft.aulast=Petkov&rft.aufirst=Borislav&rft_id=https%3A%2F%2Flkml.org%2Flkml%2F2009%2F8%2F10%2F159&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-66"><a href="#cite_ref-66">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://support.amd.com/us/Processor_TechDocs/25759.pdf">"Revision Guide for AMD Athlon 64 and AMD Opteron Processors"</a> (PDF). AMD. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090824002650/http://support.amd.com/us/Processor_TechDocs/25759.pdf">Archived</a> (PDF) from the original on August 24, 2009. Retrieved July 18, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Revision+Guide+for+AMD+Athlon+64+and+AMD+Opteron+Processors&rft.pub=AMD&rft_id=http%3A%2F%2Fsupport.amd.com%2Fus%2FProcessor_TechDocs%2F25759.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-67"><a href="#cite_ref-67">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20051117160702/http://developer.intel.com/design/pcn/Processors/D0105224.pdf">"Product Change Notification 105224 - 01"</a> (PDF). Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0105224.pdf">the original</a> (PDF) on November 17, 2005.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Product+Change+Notification+105224+-+01&rft.pub=Intel&rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0105224.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-68"><a href="#cite_ref-68">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/Assets/PDF/specupdate/306832.pdf">"Intel® Pentium® D Processor 800 Sequence and Intel® Pentium® Processor Extreme Edition 840 Specification Update"</a> (PDF). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210518130540/https://www.intel.com/assets/pdf/specupdate/306832.pdf">Archived</a> (PDF) from the original on May 18, 2021. Retrieved June 30, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel%C2%AE+Pentium%C2%AE+D+Processor+800+Sequence+and+Intel%C2%AE+Pentium%C2%AE+Processor+Extreme+Edition+840+Specification+Update&rft_id=https%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2Fspecupdate%2F306832.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-69"><a href="#cite_ref-69">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%202.8%20GHz%20-%20NE80551KG0724MM%20(BX80551KG2800HA).html">"Intel Xeon 2.8 GHz - NE80551KG0724MM / BX80551KG2800HA"</a>. CPU-World. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200628213257/http://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%202.8%20GHz%20-%20NE80551KG0724MM%20(BX80551KG2800HA).html">Archived</a> from the original on June 28, 2020. Retrieved June 30, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=CPU-World&rft.atitle=Intel+Xeon+2.8+GHz+-+NE80551KG0724MM+%2F+BX80551KG2800HA&rft_id=https%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FXeon%2FIntel-Xeon%25202.8%2520GHz%2520-%2520NE80551KG0724MM%2520%28BX80551KG2800HA%29.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-70"><a href="#cite_ref-70">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSmith2005" class="citation web cs1">Smith, Tony (August 23, 2005). <a rel="nofollow" class="external text" href="https://www.theregister.com/2005/08/23/intel_fixes_em64t/">"Intel tweaks EM64T for full AMD64 compatibility"</a>. <a href="/wiki/The_Register" title="The Register">The Register</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220630200453/https://www.theregister.com/2005/08/23/intel_fixes_em64t/">Archived</a> from the original on June 30, 2022. Retrieved June 30, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=The+Register&rft.atitle=Intel+tweaks+EM64T+for+full+AMD64+compatibility&rft.date=2005-08-23&rft.aulast=Smith&rft.aufirst=Tony&rft_id=https%3A%2F%2Fwww.theregister.com%2F2005%2F08%2F23%2Fintel_fixes_em64t%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-71"><a href="#cite_ref-71">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20051117162258/http://developer.intel.com/design/pcn/Processors/D0105271.pdf">"Product Change Notification 105271 – 00"</a> (PDF). Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0105271.pdf">the original</a> (PDF) on November 17, 2005.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Product+Change+Notification+105271+%E2%80%93+00&rft.pub=Intel&rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0105271.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-73"><a href="#cite_ref-73">^</a> 0F47h debuted in the B0 <a href="/wiki/Stepping_level" title="Stepping level">stepping</a> of <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a> on October 21,<a href="#cite_note-67">[63]</a><a href="#cite_note-68">[64]</a> but 0F48h which also supports LAHF/SAHF launched on October 10 in the <a href="/wiki/Xeon#"Paxville_DP"" title="Xeon">dual-core Xeon</a>.<a href="#cite_note-69">[65]</a><a href="#cite_note-72">[a]</a> </li> <li id="cite_note-74"><a href="#cite_ref-74">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040716131656/http://developer.intel.com/design/pcn/Processors/D0104101.pdf">"Product Change Notification 104101 – 00"</a> (PDF). Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0104101.pdf">the original</a> (PDF) on July 16, 2004.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Product+Change+Notification+104101+%E2%80%93+00&rft.pub=Intel&rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0104101.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-75"><a href="#cite_ref-75">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/64-bit-xeon-mp-8mb-l3-cache-datasheet.pdf">"64-bit Intel® Xeon™ Processor MP with up to 8MB L3 Cache Datasheet"</a> (PDF). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025116/https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/64-bit-xeon-mp-8mb-l3-cache-datasheet.pdf">Archived</a> (PDF) from the original on November 17, 2022. Retrieved November 17, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=64-bit+Intel%C2%AE+Xeon%E2%84%A2+Processor+MP+with+up+to+8MB+L3+Cache+Datasheet&rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F64-bit-xeon-mp-8mb-l3-cache-datasheet.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-76"><a href="#cite_ref-76">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://zbook.org/read/70903_justin-boggs-isv-engineering-developer-relations-manager.html">"Justin Boggs's at Microsoft PDC 2008"</a>. p. 5. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025143/https://zbook.org/read/70903_justin-boggs-isv-engineering-developer-relations-manager.html">Archived</a> from the original on November 17, 2022. Retrieved November 17, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Justin+Boggs%27s+at+Microsoft+PDC+2008&rft.pages=5&rft_id=https%3A%2F%2Fzbook.org%2Fread%2F70903_justin-boggs-isv-engineering-developer-relations-manager.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-77"><a href="#cite_ref-77">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFWaldecker" class="citation web cs1">Waldecker, Brian. <a rel="nofollow" class="external text" href="https://www.nersc.gov/assets/Uploads/AMDMultiCoreCrayNersc020110.pdf">"AMD Opteron Multicore Processors"</a> (PDF). p. 13. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221213095258/https://www.nersc.gov/assets/Uploads/AMDMultiCoreCrayNersc020110.pdf">Archived</a> (PDF) from the original on December 13, 2022. Retrieved November 17, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD+Opteron+Multicore+Processors&rft.pages=13&rft.aulast=Waldecker&rft.aufirst=Brian&rft_id=https%3A%2F%2Fwww.nersc.gov%2Fassets%2FUploads%2FAMDMultiCoreCrayNersc020110.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-78"><a href="#cite_ref-78">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-processor-7500-series-vol-2-datasheet.pdf">"Intel® Xeon® Processor 7500 Series Datasheet, Volume 2"</a> (PDF). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025118/https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-processor-7500-series-vol-2-datasheet.pdf">Archived</a> (PDF) from the original on November 17, 2022. Retrieved November 17, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel%C2%AE+Xeon%C2%AE+Processor+7500+Series+Datasheet%2C+Volume+2&rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fxeon-processor-7500-series-vol-2-datasheet.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-79"><a href="#cite_ref-79">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190514124207/https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html">"Intel 64 and IA-32 Architectures Software Developer's Manual"</a>. September 2014. p. 2-21. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html">the original</a> on May 14, 2019. <q>Intel 64 architecture increases the linear address space for software to 64 bits and supports physical address space up to 46 bits.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual&rft.pages=2%26%2345%3B21&rft.date=2014-09&rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Farchitecture-and-technology%2F64-ia-32-architectures-software-developer-manual-325462.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-80"><a href="#cite_ref-80">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFLogan2011" class="citation web cs1">Logan, Tom (November 14, 2011). <a rel="nofollow" class="external text" href="https://overclock3d.net/reviews/cpu_mainboard/intel_core_i7-3960x_review/2">"Intel Core i7-3960X Review"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160328235235/http://overclock3d.net/reviews/cpu_mainboard/intel_core_i7-3960x_review/2">Archived</a> from the original on March 28, 2016. Retrieved July 1, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+Core+i7-3960X+Review&rft.date=2011-11-14&rft.aulast=Logan&rft.aufirst=Tom&rft_id=https%3A%2F%2Foverclock3d.net%2Freviews%2Fcpu_mainboard%2Fintel_core_i7-3960x_review%2F2&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-81"><a href="#cite_ref-81">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFYe" class="citation web cs1">Ye, Huaisheng. <a rel="nofollow" class="external text" href="https://lenovopress.lenovo.com/lp1468.pdf">"Introduction to 5-Level Paging in 3rd Gen Intel Xeon Scalable Processors with Linux"</a> (PDF). Lenovo. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220526220222/https://lenovopress.lenovo.com/lp1468.pdf">Archived</a> (PDF) from the original on May 26, 2022. Retrieved July 1, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Introduction+to+5-Level+Paging+in+3rd+Gen+Intel+Xeon+Scalable+Processors+with+Linux&rft.pub=Lenovo&rft.aulast=Ye&rft.aufirst=Huaisheng&rft_id=https%3A%2F%2Flenovopress.lenovo.com%2Flp1468.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-82"><a href="#cite_ref-82">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFKennedy2022" class="citation web cs1">Kennedy, Patrick (November 10, 2022). <a rel="nofollow" class="external text" href="https://www.servethehome.com/amd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion/2/">"AMD EPYC Genoa Gaps Intel Xeon in Stunning Fashion"</a>. ServeTheHome. p. 2. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025115/https://www.servethehome.com/amd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion/2/">Archived</a> from the original on November 17, 2022. Retrieved November 17, 2022.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=ServeTheHome&rft.atitle=AMD+EPYC+Genoa+Gaps+Intel+Xeon+in+Stunning+Fashion&rft.pages=2&rft.date=2022-11-10&rft.aulast=Kennedy&rft.aufirst=Patrick&rft_id=https%3A%2F%2Fwww.servethehome.com%2Famd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion%2F2%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-83"><a href="#cite_ref-83">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.top500.org/statistics">"Statistics | TOP500 Supercomputer Sites"</a>. Top500.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140319023302/http://www.top500.org/statistics/">Archived</a> from the original on March 19, 2014. Retrieved March 22, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Statistics+%26%23124%3B+TOP500+Supercomputer+Sites&rft.pub=Top500.org&rft_id=http%3A%2F%2Fwww.top500.org%2Fstatistics&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-84"><a href="#cite_ref-84">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.top500.org/statistics/sublist/">"Sublist Generator | TOP500 Supercomputer Sites"</a>. www.top500.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181207200508/https://www.top500.org/statistics/sublist/">Archived</a> from the original on December 7, 2018. Retrieved December 6, 2018.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=www.top500.org&rft.atitle=Sublist+Generator+%7C+TOP500+Supercomputer+Sites&rft_id=https%3A%2F%2Fwww.top500.org%2Fstatistics%2Fsublist%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-85"><a href="#cite_ref-85">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/forum/278102/327364001en.pdf">"Intel® Xeon PhiTM Coprocessor Instruction Set Architecture Reference Manual"</a> (PDF). Intel. September 7, 2012. section B.2 Intel Xeon Phi coprocessor 64 bit Mode Limitations. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140521050107/https://software.intel.com/sites/default/files/forum/278102/327364001en.pdf">Archived</a> (PDF) from the original on May 21, 2014. Retrieved May 21, 2014.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel%C2%AE+Xeon+PhiTM+Coprocessor+Instruction+Set+Architecture+Reference+Manual&rft.pages=section+B.2+Intel+Xeon+Phi+coprocessor+64+bit+Mode+Limitations&rft.pub=Intel&rft.date=2012-09-07&rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fforum%2F278102%2F327364001en.pdf&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-86"><a href="#cite_ref-86">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2013/06/17/intel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies">"Intel Powers the World's Fastest Supercomputer, Reveals New and Future High Performance Computing Technologies"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130622162239/http://newsroom.intel.com/community/intel_newsroom/blog/2013/06/17/intel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies">Archived</a> from the original on June 22, 2013. Retrieved June 21, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+Powers+the+World%27s+Fastest+Supercomputer%2C+Reveals+New+and+Future+High+Performance+Computing+Technologies&rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2013%2F06%2F17%2Fintel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-dfly-amd64-prelim-87"><a href="#cite_ref-dfly-amd64-prelim_87-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/commits/2004-02/msg00011.html">"cvs commit: src/sys/amd64/amd64 genassym.c src/sys/amd64/include asm.h atomic.h bootinfo.h coredump.h cpufunc.h elf.h endian.h exec.h float.h fpu.h frame.h globaldata.h ieeefp.h limits.h lock.h md_var.h param.h pcb.h pcb_ext.h pmap.h proc.h profile.h psl.h ..."</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081204123450/http://leaf.dragonflybsd.org/mailarchive/commits/2004-02/msg00011.html">Archived</a> from the original on December 4, 2008. Retrieved May 3, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=cvs+commit%3A+src%2Fsys%2Famd64%2Famd64+genassym.c+src%2Fsys%2Famd64%2Finclude+asm.h+atomic.h+bootinfo.h+coredump.h+cpufunc.h+elf.h+endian.h+exec.h+float.h+fpu.h+frame.h+globaldata.h+ieeefp.h+limits.h+lock.h+md_var.h+param.h+pcb.h+pcb_ext.h+pmap.h+proc.h+profile.h+psl.h+...&rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fcommits%2F2004-02%2Fmsg00011.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-dfly-amd64-noah-88"><a href="#cite_ref-dfly-amd64-noah_88-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2007-07/msg00016.html">"AMD64 port"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100518104312/http://leaf.dragonflybsd.org/mailarchive/users/2007-07/msg00016.html">Archived</a> from the original on May 18, 2010. Retrieved May 3, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD64+port&rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2007-07%2Fmsg00016.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-dfly-amd64-soc2008-89"><a href="#cite_ref-dfly-amd64-soc2008_89-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/docs/developer/GoogleSoC2008/">"DragonFlyBSD: GoogleSoC2008"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090427115711/http://www.dragonflybsd.org/docs/developer/GoogleSoC2008/">Archived</a> from the original on April 27, 2009. Retrieved May 3, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=DragonFlyBSD%3A+GoogleSoC2008&rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Fdocs%2Fdeveloper%2FGoogleSoC2008%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-dfly-amd64-soc2009-90"><a href="#cite_ref-dfly-amd64-soc2009_90-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2009-04/msg00091.html">"Summer of Code accepted students"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100904021545/http://leaf.dragonflybsd.org/mailarchive/users/2009-04/msg00091.html">Archived</a> from the original on September 4, 2010. Retrieved May 3, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Summer+of+Code+accepted+students&rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2009-04%2Fmsg00091.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-dflyamd64-release-91"><a href="#cite_ref-dflyamd64-release_91-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/release24/">"DragonFlyBSD: release24"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090923152727/http://www.dragonflybsd.org/release24/">Archived</a> from the original on September 23, 2009. Retrieved May 3, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=DragonFlyBSD%3A+release24&rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Frelease24%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-92"><a href="#cite_ref-92">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222181811/http://www.turboirc.com/asm/">"Tutorial for entering protected and long mode from DOS"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.turboirc.com/asm">the original</a> on February 22, 2017. Retrieved July 6, 2008.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Tutorial+for+entering+protected+and+long+mode+from+DOS&rft_id=http%3A%2F%2Fwww.turboirc.com%2Fasm&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-93"><a href="#cite_ref-93">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAndi_Kleen2001" class="citation web cs1">Andi Kleen (June 26, 2001). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100910014057/http://www.x86-64.org/pipermail/announce/2001-June/000020.html">"Porting Linux to x86-64"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.x86-64.org/pipermail/announce/2001-June/000020.html">the original</a> on September 10, 2010. <q>Status: The kernel, compiler, tool chain work. The kernel boots and work on simulator and is used for porting of userland and running programs</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Porting+Linux+to+x86-64&rft.date=2001-06-26&rft.au=Andi+Kleen&rft_id=http%3A%2F%2Fwww.x86-64.org%2Fpipermail%2Fannounce%2F2001-June%2F000020.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-94"><a href="#cite_ref-94">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAndi_Kleen" class="citation web cs1">Andi Kleen. <a rel="nofollow" class="external text" href="http://www.halobates.de/">"Andi Kleen's Page"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20091207131536/http://www.halobates.de/">Archived</a> from the original on December 7, 2009. Retrieved August 21, 2009. <q>This was the original paper describing the Linux x86-64 kernel port back when x86-64 was only available on simulators.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Andi+Kleen%27s+Page&rft.au=Andi+Kleen&rft_id=http%3A%2F%2Fwww.halobates.de%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-95"><a href="#cite_ref-95">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.archlinux.org/index.php/Arch64_FAQ">"Arch64 FAQ"</a>. April 23, 2012. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120514030334/https://wiki.archlinux.org/index.php/Arch64_FAQ">Archived</a> from the original on May 14, 2012. Retrieved May 11, 2012. <q>You can either use the multilib packages or a i686 chroot.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Arch64+FAQ&rft.date=2012-04-23&rft_id=https%3A%2F%2Fwiki.archlinux.org%2Findex.php%2FArch64_FAQ&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-x32ABIHOnline-96">^ <a href="#cite_ref-x32ABIHOnline_96-0">a</a> <a href="#cite_ref-x32ABIHOnline_96-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFThorsten_Leemhuis2011" class="citation news cs1">Thorsten Leemhuis (September 13, 2011). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111028081253/http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">"Kernel Log: x32 ABI gets around 64-bit drawbacks"</a>. www.h-online.com. Archived from <a rel="nofollow" class="external text" href="http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">the original</a> on October 28, 2011. Retrieved November 1, 2011.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Kernel+Log%3A+x32+ABI+gets+around+64-bit+drawbacks&rft.date=2011-09-13&rft.au=Thorsten+Leemhuis&rft_id=http%3A%2F%2Fwww.h-online.com%2Fopen%2Ffeatures%2FKernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-x32ABILinuxPlumbers-97">^ <a href="#cite_ref-x32ABILinuxPlumbers_97-0">a</a> <a href="#cite_ref-x32ABILinuxPlumbers_97-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://linuxplumbersconf.org/2011/ocw/sessions/531">"x32 - a native 32-bit ABI for x86-64"</a>. linuxplumbersconf.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120505022446/http://www.linuxplumbersconf.org/2011/ocw/sessions/531">Archived</a> from the original on May 5, 2012. Retrieved November 1, 2011.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=x32+-+a+native+32-bit+ABI+for+x86-64&rft_id=http%3A%2F%2Flinuxplumbersconf.org%2F2011%2Focw%2Fsessions%2F531&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-x32ABIDevelopmentGroup-98">^ <a href="#cite_ref-x32ABIDevelopmentGroup_98-0">a</a> <a href="#cite_ref-x32ABIDevelopmentGroup_98-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://sites.google.com/site/x32abi/">"x32-abi"</a>. Google Sites. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111030054600/http://sites.google.com/site/x32abi/">Archived</a> from the original on October 30, 2011. Retrieved November 1, 2011.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=x32-abi&rft_id=http%3A%2F%2Fsites.google.com%2Fsite%2Fx32abi%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-DebianAMD64-99"><a href="#cite_ref-DebianAMD64_99-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. debian.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190926060654/https://www.debian.org/ports/amd64/">Archived</a> from the original on September 26, 2019. Retrieved October 29, 2011.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=AMD64+Port&rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-Kernel5LevelPaging-100"><a href="#cite_ref-Kernel5LevelPaging_100-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://docs.kernel.org/arch/x86/x86_64/5level-paging.html">"5-level paging"</a>. kernel.org. Retrieved February 7, 2024.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=5-level+paging&rft_id=https%3A%2F%2Fdocs.kernel.org%2Farch%2Fx86%2Fx86_64%2F5level-paging.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-101"><a href="#cite_ref-101">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090422045532/http://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">"Apple – Mac OS X Xcode 2.4 Release Notes: Compiler Tools"</a>. <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a> April 11, 2007. Archived from <a rel="nofollow" class="external text" href="https://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">the original</a> on April 22, 2009. Retrieved November 19, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Apple+%E2%80%93+Mac+OS+X+Xcode+2.4+Release+Notes%3A+Compiler+Tools&rft.pub=Apple+Inc.&rft.date=2007-04-11&rft_id=https%3A%2F%2Fdeveloper.apple.com%2Freleasenotes%2FDeveloperTools%2FRN-CompilerTools%2Findex.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-102"><a href="#cite_ref-102">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090112055017/http://www.apple.com/macosx/technology/64bit.html">"Apple – Mac OS X Leopard – Technology - 64-bit"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="https://www.apple.com/macosx/technology/64bit.html">the original</a> on January 12, 2009. Retrieved November 19, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Apple+%E2%80%93+Mac+OS+X+Leopard+%E2%80%93+Technology+-+64-bit&rft.pub=Apple+Inc.&rft_id=https%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F64bit.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-103"><a href="#cite_ref-103">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://support.apple.com/kb/HT3770">"Mac OS X v10.6: Macs that use the 64-bit kernel"</a>. Apple Inc. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090831113241/http://support.apple.com/kb/HT3770">Archived</a> from the original on August 31, 2009. Retrieved November 29, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Mac+OS+X+v10.6%3A+Macs+that+use+the+64-bit+kernel&rft.pub=Apple+Inc.&rft_id=http%3A%2F%2Fsupport.apple.com%2Fkb%2FHT3770&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-arstechnicaMacOSX64bit-104"><a href="#cite_ref-arstechnicaMacOSX64bit_104-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFJohn_Siracusa" class="citation web cs1">John Siracusa. <a rel="nofollow" class="external text" href="https://arstechnica.com/apple/reviews/2009/08/mac-os-x-10-6.ars/5">"Mac OS X 10.6 Snow Leopard: the Ars Technica review"</a>. Ars Technica LLC. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20091009161632/http://arstechnica.com/apple/reviews/2009/08/mac-os-x-10-6.ars/5">Archived</a> from the original on October 9, 2009. Retrieved June 20, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Mac+OS+X+10.6+Snow+Leopard%3A+the+Ars+Technica+review&rft.pub=Ars+Technica+LLC&rft.au=John+Siracusa&rft_id=https%3A%2F%2Farstechnica.com%2Fapple%2Freviews%2F2009%2F08%2Fmac-os-x-10-6.ars%2F5&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-Apple64Bit-105"><a href="#cite_ref-Apple64Bit_105-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110328170107/http://www.apple.com/macosx/technology/#sixtyfourbit">"Mac OS X Technology"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="https://www.apple.com/macosx/technology/#sixtyfourbit">the original</a> on March 28, 2011. Retrieved November 19, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Mac+OS+X+Technology&rft.pub=Apple+Inc.&rft_id=https%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F%23sixtyfourbit&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-106"><a href="#cite_ref-106">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSchmidThomasesRameyCzekalla2019" class="citation web cs1">Schmid, J; Thomases, K; Ramey, J; Czekalla, U; Mathieu, B; Abhiram, R (September 10, 2019). <a rel="nofollow" class="external text" href="https://www.codeweavers.com/blog/jschmid/2019/9/10/so-we-dont-have-a-solution-for-catalinayet">"So We Don't Have a Solution for Catalina...Yet"</a>. CodeWeavers Blog. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210929085817/https://www.codeweavers.com/blog/jschmid/2019/9/10/so-we-dont-have-a-solution-for-catalinayet">Archived</a> from the original on September 29, 2021. Retrieved September 29, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=CodeWeavers+Blog&rft.atitle=So+We+Don%27t+Have+a+Solution+for+Catalina...Yet&rft.date=2019-09-10&rft.aulast=Schmid&rft.aufirst=J&rft.au=Thomases%2C+K&rft.au=Ramey%2C+J&rft.au=Czekalla%2C+U&rft.au=Mathieu%2C+B&rft.au=Abhiram%2C+R&rft_id=https%3A%2F%2Fwww.codeweavers.com%2Fblog%2Fjschmid%2F2019%2F9%2F10%2Fso-we-dont-have-a-solution-for-catalinayet&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-107"><a href="#cite_ref-107">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFThomases2019" class="citation web cs1">Thomases, Ken (December 11, 2019). <a rel="nofollow" class="external text" href="https://www.winehq.org/pipermail/wine-devel/2019-December/156602.html">"win32 on macOS"</a>. WineHQ. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201111190220/https://www.winehq.org/pipermail/wine-devel/2019-December/156602.html">Archived</a> from the original on November 11, 2020. Retrieved September 29, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=WineHQ&rft.atitle=win32+on+macOS&rft.date=2019-12-11&rft.aulast=Thomases&rft.aufirst=Ken&rft_id=https%3A%2F%2Fwww.winehq.org%2Fpipermail%2Fwine-devel%2F2019-December%2F156602.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-108"><a href="#cite_ref-108">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://news.microsoft.com/2005/04/25/microsoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional/#sm.0000kw91cdgntf2kwp82ed9a9yn4e">"Microsoft Raises the Speed Limit with the Availability of 64-Bit Editions of Windows Server 2003 and Windows XP Professional"</a>. Microsoft News Center (Press release). April 25, 2005. Retrieved January 29, 2024.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Microsoft+Raises+the+Speed+Limit+with+the+Availability+of+64-Bit+Editions+of+Windows+Server+2003+and+Windows+XP+Professional&rft.date=2005-04-25&rft_id=https%3A%2F%2Fnews.microsoft.com%2F2005%2F04%2F25%2Fmicrosoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional%2F%23sm.0000kw91cdgntf2kwp82ed9a9yn4e&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-109"><a href="#cite_ref-109">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160420135711/https://support.microsoft.com/en-gb/kb/888733">"A description of the x64-based versions of Windows Server 2003 and of Windows XP Professional x64 Edition"</a>. Microsoft Support. Archived from <a rel="nofollow" class="external text" href="https://support.microsoft.com/en-gb/kb/888733">the original</a> on April 20, 2016. Retrieved August 14, 2016.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Microsoft+Support&rft.atitle=A+description+of+the+x64-based+versions+of+Windows+Server+2003+and+of+Windows+XP+Professional+x64+Edition&rft_id=https%3A%2F%2Fsupport.microsoft.com%2Fen-gb%2Fkb%2F888733&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-110"><a href="#cite_ref-110">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160827033240/http://www.microsoft.com/en-us/download/details.aspx?id=3725">"Windows Server 2003 SP1 Administration Tools Pack"</a>. Microsoft Download Center. Archived from <a rel="nofollow" class="external text" href="https://www.microsoft.com/en-us/download/details.aspx?id=3725">the original</a> on August 27, 2016. Retrieved August 14, 2016.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Microsoft+Download+Center&rft.atitle=Windows+Server+2003+SP1+Administration+Tools+Pack&rft_id=https%3A%2F%2Fwww.microsoft.com%2Fen-us%2Fdownload%2Fdetails.aspx%3Fid%3D3725&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-VSdocLAA-111">^ <a href="#cite_ref-VSdocLAA_111-0">a</a> <a href="#cite_ref-VSdocLAA_111-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/cpp/build/reference/largeaddressaware-handle-large-addresses?view=msvc-170">"/LARGEADDRESSAWARE (Handle Large Addresses)"</a>. Visual Studio 2022 Documentation – MSVC Linker Reference – MSVC Linker Options. Microsoft. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221221152408/https://learn.microsoft.com/en-us/cpp/build/reference/largeaddressaware-handle-large-addresses?view=msvc-170">Archived</a> from the original on December 21, 2022. Retrieved December 21, 2022. <q>The /LARGEADDRESSAWARE option tells the linker that the application can handle addresses larger than 2 gigabytes.</q></cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Visual+Studio+2022+Documentation+%E2%80%93+MSVC+Linker+Reference+%E2%80%93+MSVC+Linker+Options&rft.atitle=%2FLARGEADDRESSAWARE+%28Handle+Large+Addresses%29&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fcpp%2Fbuild%2Freference%2Flargeaddressaware-handle-large-addresses%3Fview%3Dmsvc-170&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-Pietrek64BitWindowsProgramming-112">^ <a href="#cite_ref-Pietrek64BitWindowsProgramming_112-0">a</a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_112-1">b</a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_112-2">c</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMatt_Pietrek2006" class="citation web cs1"><a href="/wiki/Matt_Pietrek" title="Matt Pietrek">Matt Pietrek</a> (May 2006). <a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/archive/msdn-magazine/2006/may/x64-starting-out-in-64-bit-windows-systems-with-visual-c">"Everything You Need To Know To Start Programming 64-Bit Windows Systems"</a>. Microsoft. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Everything+You+Need+To+Know+To+Start+Programming+64-Bit+Windows+Systems&rft.pub=Microsoft&rft.date=2006-05&rft.au=Matt+Pietrek&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Farchive%2Fmsdn-magazine%2F2006%2Fmay%2Fx64-starting-out-in-64-bit-windows-systems-with-visual-c&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-MicrosoftMoveTox64-113"><a href="#cite_ref-MicrosoftMoveTox64_113-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFChris_St._Amand2006" class="citation web cs1">Chris St. Amand (January 2006). <a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/previous-versions/technet-magazine/cc161043(v=msdn.10)">"Making the Move to x64"</a>. Microsoft. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Making+the+Move+to+x64&rft.pub=Microsoft&rft.date=2006-01&rft.au=Chris+St.+Amand&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fprevious-versions%2Ftechnet-magazine%2Fcc161043%28v%3Dmsdn.10%29&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-114"><a href="#cite_ref-114">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.alex-ionescu.com/?p=50">"Behind Windows x86-64's 44-bit Virtual Memory Addressing Limit"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081223145800/http://www.alex-ionescu.com/?p=50">Archived</a> from the original on December 23, 2008. Retrieved July 2, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Behind+Windows+x86-64%27s+44-bit+Virtual+Memory+Addressing+Limit&rft_id=http%3A%2F%2Fwww.alex-ionescu.com%2F%3Fp%3D50&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-64-bitProgrammingGameDevelopers-115">^ <a href="#cite_ref-64-bitProgrammingGameDevelopers_115-0">a</a> <a href="#cite_ref-64-bitProgrammingGameDevelopers_115-1">b</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">"64-bit programming for Game Developers"</a>. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=64-bit+programming+for+Game+Developers&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Fwin32%2Fdxtecharts%2Fsixty-four-bit-programming-for-game-developers%23porting-applications-to-64-bit-platforms&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-116"><a href="#cite_ref-116">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/win32/memory/memory-limits-for-windows-releases">"Memory Limits for Windows and Windows Server Releases"</a>. Microsoft. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Memory+Limits+for+Windows+and+Windows+Server+Releases&rft.pub=Microsoft&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Fwin32%2Fmemory%2Fmemory-limits-for-windows-releases&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-117"><a href="#cite_ref-117">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFKingsley-Hughes2010" class="citation web cs1">Kingsley-Hughes, Adrian (August 23, 2010). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/amd-says-goodbye-to-3dnow-instruction-set/">"AMD says goodbye to 3DNow! instruction set"</a>. ZDNet. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230108040037/https://www.zdnet.com/article/amd-says-goodbye-to-3dnow-instruction-set/">Archived</a> from the original on January 8, 2023. Retrieved January 8, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=ZDNet&rft.atitle=AMD+says+goodbye+to+3DNow%21+instruction+set&rft.date=2010-08-23&rft.aulast=Kingsley-Hughes&rft.aufirst=Adrian&rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Famd-says-goodbye-to-3dnow-instruction-set%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-118"><a href="#cite_ref-118">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/win32/winprog64/general-porting-guidelines">"General Porting Guidelines"</a>. Programming Guide for 64-bit Windows. <a href="/wiki/Microsoft_Docs" title="Microsoft Docs">Microsoft Docs</a>. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Microsoft+Docs&rft.atitle=General+Porting+Guidelines&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Fwin32%2Fwinprog64%2Fgeneral-porting-guidelines&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-119"><a href="#cite_ref-119">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/sql/connect/connect-history?view=sql-server-ver16">"Driver history for Microsoft SQL Server"</a>. <a href="/wiki/Microsoft_Docs" title="Microsoft Docs">Microsoft Docs</a>. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Microsoft+Docs&rft.atitle=Driver+history+for+Microsoft+SQL+Server&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fsql%2Fconnect%2Fconnect-history%3Fview%3Dsql-server-ver16&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-120"><a href="#cite_ref-120">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-US/office/troubleshoot/access/jet-odbc-driver-available-32-bit-version">"Microsoft OLE DB Provider for Jet and Jet ODBC driver are available in 32-bit versions only"</a>. Office Access. <a href="/wiki/Microsoft_Docs" title="Microsoft Docs">Microsoft Docs</a>. KB957570. Retrieved April 18, 2023.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=Microsoft+Docs&rft.atitle=Microsoft+OLE+DB+Provider+for+Jet+and+Jet+ODBC+driver+are+available+in+32-bit+versions+only&rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-US%2Foffice%2Ftroubleshoot%2Faccess%2Fjet-odbc-driver-available-32-bit-version&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-XboxOneMay2013Anandtechcomparison-121"><a href="#cite_ref-XboxOneMay2013Anandtechcomparison_121-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAnand_Lal_Shimpi2013" class="citation news cs1">Anand Lal Shimpi (May 21, 2013). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6972/xbox-one-hardware-compared-to-playstation-4/2">"The Xbox One: Hardware Analysis & Comparison to PlayStation 4"</a>. Anandtech. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130607031844/http://www.anandtech.com/show/6972/xbox-one-hardware-compared-to-playstation-4/2">Archived</a> from the original on June 7, 2013. Retrieved May 22, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=The+Xbox+One%3A+Hardware+Analysis+%26+Comparison+to+PlayStation+4&rft.date=2013-05-21&rft.au=Anand+Lal+Shimpi&rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6972%2Fxbox-one-hardware-compared-to-playstation-4%2F2&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-XboxOneMay2013SpecGameinformer-122"><a href="#cite_ref-XboxOneMay2013SpecGameinformer_122-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20130607180640/http://www.gameinformer.com/b/news/archive/2013/05/21/the-tech-spec-test-xbox-one-vs-playstation-4.aspx">"The Tech Spec Test: Xbox One Vs. PlayStation 4"</a>. Game Informer. May 21, 2013. Archived from <a rel="nofollow" class="external text" href="http://www.gameinformer.com/b/news/archive/2013/05/21/the-tech-spec-test-xbox-one-vs-playstation-4.aspx">the original</a> on June 7, 2013. Retrieved May 22, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=The+Tech+Spec+Test%3A+Xbox+One+Vs.+PlayStation+4&rft.pub=Game+Informer&rft.date=2013-05-21&rft_id=http%3A%2F%2Fwww.gameinformer.com%2Fb%2Fnews%2Farchive%2F2013%2F05%2F21%2Fthe-tech-spec-test-xbox-one-vs-playstation-4.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-123"><a href="#cite_ref-123">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://indianexpress.com/article/technology/gaming/sony-playstation-5-might-launch-on-november-13-6577207/">"What to expect from Sony 'PlayStation 5' launch in November"</a>. The Indian Express. August 31, 2020. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200919053244/https://indianexpress.com/article/technology/gaming/sony-playstation-5-might-launch-on-november-13-6577207/">Archived</a> from the original on September 19, 2020. Retrieved September 14, 2020.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=The+Indian+Express&rft.atitle=What+to+expect+from+Sony+%27PlayStation+5%27+launch+in+November&rft.date=2020-08-31&rft_id=https%3A%2F%2Findianexpress.com%2Farticle%2Ftechnology%2Fgaming%2Fsony-playstation-5-might-launch-on-november-13-6577207%2F&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-124"><a href="#cite_ref-124">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFCutress" class="citation web cs1">Cutress, Dr Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15994/hot-chips-2020-live-blog-microsoft-xbox-series-x-system-architecture-600pm-pt">"Hot Chips 2020 Live Blog: Microsoft Xbox Series X System Architecture (6:00pm PT)"</a>. www.anandtech.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200917190502/https://www.anandtech.com/show/15994/hot-chips-2020-live-blog-microsoft-xbox-series-x-system-architecture-600pm-pt">Archived</a> from the original on September 17, 2020. Retrieved September 14, 2020.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=www.anandtech.com&rft.atitle=Hot+Chips+2020+Live+Blog%3A+Microsoft+Xbox+Series+X+System+Architecture+%286%3A00pm+PT%29&rft.aulast=Cutress&rft.aufirst=Dr+Ian&rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15994%2Fhot-chips-2020-live-blog-microsoft-xbox-series-x-system-architecture-600pm-pt&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-verge_tech_pres_details-125"><a href="#cite_ref-verge_tech_pres_details_125-0">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFHollister2021" class="citation web cs1">Hollister, Sean (November 12, 2021). <a rel="nofollow" class="external text" href="https://www.theverge.com/22779252/steam-deck-things-we-learned-from-valve-developer-summit">"Steam Deck: Five big things we learned from Valve's developer summit"</a>. <a href="/wiki/The_Verge" title="The Verge">The Verge</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220207230831/https://www.theverge.com/22779252/steam-deck-things-we-learned-from-valve-developer-summit">Archived</a> from the original on February 7, 2022. Retrieved November 12, 2021.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=The+Verge&rft.atitle=Steam+Deck%3A+Five+big+things+we+learned+from+Valve%27s+developer+summit&rft.date=2021-11-12&rft.aulast=Hollister&rft.aufirst=Sean&rft_id=https%3A%2F%2Fwww.theverge.com%2F22779252%2Fsteam-deck-things-we-learned-from-valve-developer-summit&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-126"><a href="#cite_ref-126">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture_fields.aspx">"ProcessorArchitecture Fields"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150428190214/https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture_fields.aspx">Archived</a> from the original on April 28, 2015. Retrieved September 4, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=ProcessorArchitecture+Fields&rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fmicrosoft.build.utilities.processorarchitecture_fields.aspx&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-127"><a href="#cite_ref-127">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20050923210216/http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">"An example file from Linux 3.7.8 kernel source tree displaying the usage of the term x86_64"</a>. Archived from <a rel="nofollow" class="external text" href="http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">the original</a> on September 23, 2005. Retrieved February 17, 2013.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=An+example+file+from+Linux+3.7.8+kernel+source+tree+displaying+the+usage+of+the+term+x86_64&rft_id=http%3A%2F%2Flxr.linux.no%2F%23linux%2Bv3.7.8%2Farch%2Fx86%2Fconfigs%2Fx86_64_defconfig&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-128"><a href="#cite_ref-128">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1041539562"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&IDX=US6877084">US 6877084</a>  </li> <li id="cite_note-129"><a href="#cite_ref-129">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1041539562"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&IDX=US6889312">US 6889312</a>  </li> <li id="cite_note-130"><a href="#cite_ref-130">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1041539562"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&IDX=US6732258">US 6732258</a>  </li> <li id="cite_note-131"><a href="#cite_ref-131">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070621084244/http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">"Patent Cross License Agreement Between AMD and Intel"</a>. January 1, 2001. Archived from <a rel="nofollow" class="external text" href="http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">the original</a> on June 21, 2007. Retrieved August 23, 2009.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Patent+Cross+License+Agreement+Between+AMD+and+Intel&rft.date=2001-01-01&rft_id=http%3A%2F%2Fcontracts.corporate.findlaw.com%2Fagreements%2Famd%2Fintel.license.2001.01.01.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-132"><a href="#cite_ref-132">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.sec.gov/Archives/edgar/data/2488/000119312509236705/dex101.htm">"AMD Intel Settlement Agreement"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170707043343/https://www.sec.gov/Archives/edgar/data/2488/000119312509236705/dex101.htm">Archived</a> from the original on July 7, 2017. Retrieved September 18, 2017.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=AMD+Intel+Settlement+Agreement&rft_id=https%3A%2F%2Fwww.sec.gov%2FArchives%2Fedgar%2Fdata%2F2488%2F000119312509236705%2Fdex101.htm&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-133"><a href="#cite_ref-133">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFStephen_Shankland_and_Jonathan_E._Skillings2009" class="citation web cs1">Stephen Shankland and Jonathan E. Skillings (November 12, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121108032512/http://news.cnet.com/8301-1001_3-10396188-92.html">"Intel to pay AMD $1.25 billion in antitrust settlement"</a>. CNET. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-1001_3-10396188-92.html">the original</a> on November 8, 2012. Retrieved April 24, 2012.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=unknown&rft.btitle=Intel+to+pay+AMD+%241.25+billion+in+antitrust+settlement&rft.pub=CNET&rft.date=2009-11-12&rft.au=Stephen+Shankland+and+Jonathan+E.+Skillings&rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-1001_3-10396188-92.html&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> <li id="cite_note-134"><a href="#cite_ref-134">^</a> <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFSmith2009" class="citation web cs1">Smith, Ryan (November 12, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100513042947/http://www.anandtech.com/show/2873">"AMD and Intel Settle Their Differences: AMD Gets To Go Fabless"</a>. AnandTech. Archived from <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/2873">the original</a> on May 13, 2010.</cite><span title="ctx_ver=Z39.88-2004&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=unknown&rft.jtitle=AnandTech&rft.atitle=AMD+and+Intel+Settle+Their+Differences%3A+AMD+Gets+To+Go+Fabless&rft.date=2009-11-12&rft.aulast=Smith&rft.aufirst=Ryan&rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F2873&rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"> </li> </ol></div> <div class="mw-heading mw-heading2"><h2 id="External_links">External links</h2>[<a href="/w/index.php?title=X86-64&action=edit&section=43" title="Edit section: External links">edit</a>]</div> <ul><li><a rel="nofollow" class="external text" href="https://developer.amd.com/resources/developer-guides-manuals/">AMD Developer Guides, Manuals & ISA Documents</a></li> <li><a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/O00927.html">x86-64: Extending the x86 architecture to 64-bits</a> – technical talk by the architect of AMD64 (<a rel="nofollow" class="external text" href="https://web.archive.org/web/20100813052749/http://stanford-online.stanford.edu/courses/ee380/000927-ee380-100.asx">video archive</a>), and <a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/040107.html">second talk by the same speaker</a> (<a rel="nofollow" class="external text" href="https://web.archive.org/web/20100813100133/http://stanford-online.stanford.edu/courses/ee380/040107-ee380-100.asx">video archive</a>)</li> <li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060623073619/http://www.xbitlabs.com/news/other/display/20041227094638.html">AMD's "Enhanced Virus Protection"</a></li> <li><a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2005/08/23/intel_fixes_em64t/">Intel tweaks EM64T for full AMD64 compatibility</a></li> <li><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/56018-analyst-intel-reverseengineered-amd64">Analyst: Intel Reverse-Engineered AMD64</a></li> <li><a rel="nofollow" class="external text" href="https://marc.info/?l=linux-kernel&m=107766481408468&w=2">Early report of differences between Intel IA32e and AMD64</a></li> <li><a rel="nofollow" class="external text" href="http://gcc.gnu.org/pub/gcc/summit/2003/Porting%20to%2064%20bit.pdf">Porting to 64-bit GNU/Linux Systems</a>, by Andreas Jaeger from <a href="/wiki/GCC_Summit" title="GCC Summit">GCC Summit</a> 2003. An excellent paper explaining almost all practical aspects for a transition from 32-bit to 64-bit.</li> <li><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">Intel 64 Architecture</a></li> <li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110403005033/http://software.intel.com/en-us/articles/all-about-64-bits/">Intel Software Network: "64 bits"</a></li> <li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222181811/http://www.turboirc.com/asm/">TurboIRC.COM tutorials, including examples of how to of enter protected and long mode the raw way from DOS</a></li> <li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100123010204/http://software.intel.com/en-us/articles/seven-steps-of-migrating-a-program-to-a-64-bit-system/">Seven Steps of Migrating a Program to a 64-bit System</a></li> <li><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/aa366778%28VS.85%29.aspx">Memory Limits for Windows Releases</a></li></ul> <div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1236075235">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role="navigation" class="navbox" aria-labelledby="AMD_technology" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1239400231">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:AMD_technology" title="Template:AMD technology"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:AMD_technology" title="Template talk:AMD technology"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:AMD_technology" title="Special:EditPage/Template:AMD technology"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="AMD_technology" style="font-size:114%;margin:0 4em"><a href="/wiki/AMD" title="AMD">AMD</a> technology</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/AGESA" title="AGESA">AGESA</a></li> <li><a href="/wiki/AMDGPU" class="mw-redirect" title="AMDGPU">AMDGPU</a></li> <li><a href="/wiki/AMD_Radeon_Software" class="mw-redirect" title="AMD Radeon Software">Radeon Software</a></li> <li><a href="/wiki/Vivado" title="Vivado">Vivado</a></li> <li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Platforms</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Current</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/ROCm" title="ROCm">ROCm</a></li> <li><a href="/wiki/GPUOpen" title="GPUOpen">GPUOpen</a></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Obsolete</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/AMD_Spider" title="AMD Spider">Spider</a></li> <li><a href="/wiki/AMD_Dragon" title="AMD Dragon">Dragon</a></li> <li><a href="/wiki/AMD_Horus" title="AMD Horus">Horus</a></li></ul> </div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Technology</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a href="/wiki/Cool%27n%27Quiet" title="Cool'n'Quiet">Cool'n'Quiet</a></li> <li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a></li> <li><a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></li> <li><a href="/wiki/AMD_PowerPlay" title="AMD PowerPlay">PowerPlay</a></li> <li><a href="/wiki/AMD_PowerTune" title="AMD PowerTune">PowerTune</a></li> <li><a href="/wiki/AMD_Turbo_Core" title="AMD Turbo Core">Turbo Core</a></li> <li><a href="/wiki/Adaptive_Scalable_Texture_Compression" class="mw-redirect" title="Adaptive Scalable Texture Compression">ASTC</a></li> <li><a href="/wiki/AMD_Wraith" title="AMD Wraith">AMD Wraith</a></li> <li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li> <li><a href="/wiki/AMD_XDNA" title="AMD XDNA">XDNA</a> <ul><li><a href="/wiki/Ryzen_AI" class="mw-redirect" title="Ryzen AI">Ryzen AI</a></li></ul></li></ul> </div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instructions</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"> <ul><li><a class="mw-selflink selflink">X86-64</a></li> <li><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a></li> <li><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a></li> <li><a href="/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a></li> <li><a href="/wiki/CVT16_instruction_set" class="mw-redirect" title="CVT16 instruction set">CVT16/F16C</a></li> <li><a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a> <ul><li><a href="/wiki/FMA_instruction_set#FMA4_instruction_set" title="FMA instruction set">FMA4</a></li> <li><a href="/wiki/FMA_instruction_set#FMA3_instruction_set" title="FMA instruction set">FMA3</a></li></ul></li> <li><a href="/wiki/Bit_Manipulation_Instruction_Sets" class="mw-redirect" title="Bit Manipulation Instruction Sets">BMI</a> <ul><li><a href="/wiki/Bit_Manipulation_Instruction_Sets#ABM" class="mw-redirect" title="Bit Manipulation Instruction Sets">ABM</a></li> <li><a href="/wiki/Bit_Manipulation_Instruction_Sets#BMI1" class="mw-redirect" title="Bit Manipulation Instruction Sets">BMI1</a></li> <li><a href="/wiki/Bit_Manipulation_Instruction_Sets#TBM" class="mw-redirect" title="Bit Manipulation Instruction Sets">TBM</a></li></ul></li> <li><a href="/wiki/SSE5" title="SSE5">SSE5</a></li> <li><a href="/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></li> <li><a href="/wiki/AES_instruction_set" title="AES instruction set">AES</a></li></ul> </div></td></tr></tbody></table></div>    </div><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript> <div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=X86-64&oldid=1258083053#Intel_64">https://en.wikipedia.org/w/index.php?title=X86-64&oldid=1258083053#Intel_64</a>"</div></div> <div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer-related_introductions_in_2003" title="Category:Computer-related introductions in 2003">Computer-related introductions in 2003</a></li><li><a href="/wiki/Category:X86_architecture" title="Category:X86 architecture">X86 architecture</a></li><li><a href="/wiki/Category:64-bit_computers" title="Category:64-bit computers">64-bit computers</a></li><li><a href="/wiki/Category:AMD_technologies" title="Category:AMD technologies">AMD technologies</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:Use_mdy_dates_from_October_2018" title="Category:Use mdy dates from October 2018">Use mdy dates from October 2018</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_August_2024" title="Category:Articles with unsourced statements from August 2024">Articles with unsourced statements from August 2024</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2020" title="Category:Articles containing potentially dated statements from 2020">Articles containing potentially dated statements from 2020</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:All_articles_with_failed_verification" title="Category:All articles with failed verification">All articles with failed verification</a></li><li><a href="/wiki/Category:Articles_with_failed_verification_from_May_2016" title="Category:Articles with failed verification from May 2016">Articles with failed verification from May 2016</a></li><li><a href="/wiki/Category:All_articles_that_may_contain_original_research" title="Category:All articles that may contain original research">All articles that may contain original research</a></li><li><a href="/wiki/Category:Articles_that_may_contain_original_research_from_August_2017" title="Category:Articles that may contain original research from August 2017">Articles that may contain original research from August 2017</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_March_2021" title="Category:Articles with unsourced statements from March 2021">Articles with unsourced statements from March 2021</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_July_2021" title="Category:Wikipedia articles needing clarification from July 2021">Wikipedia articles needing clarification from July 2021</a></li><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_January_2023" title="Category:Wikipedia articles in need of updating from January 2023">Wikipedia articles in need of updating from January 2023</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2023" title="Category:Articles containing potentially dated statements from 2023">Articles containing potentially dated statements from 2023</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_December_2022" title="Category:Articles needing additional references from December 2022">Articles needing additional references from December 2022</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li></ul></div></div> </div> </main> </div> <div class="mw-footer-container"> <footer id="footer" class="mw-footer" > <ul id="footer-info"> <li id="footer-info-lastmod"> This page was last edited on 18 November 2024, at 01:41 (UTC).</li> <li id="footer-info-copyright">Text is available under the <a href="/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" title="Wikipedia:Text of the Creative Commons Attribution-ShareAlike 4.0 International License">Creative Commons Attribution-ShareAlike 4.0 License</a>; additional terms may apply. By using this site, you agree to the <a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use" class="extiw" title="foundation:Special:MyLanguage/Policy:Terms of Use">Terms of Use</a> and <a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy" class="extiw" title="foundation:Special:MyLanguage/Policy:Privacy policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a rel="nofollow" class="external text" href="https://wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li> </ul> <ul id="footer-places"> <li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li> <li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li> <li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li> <li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li> <li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct">Code of Conduct</a></li> <li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li> <li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li> <li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li> <li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=X86-64&mobileaction=toggle_view_mobile#Intel_64" class="noprint stopMobileRedirectToggle">Mobile view</a></li> </ul> <ul id="footer-icons" class="noprint"> <li id="footer-copyrightico"><a href="https://wikimediafoundation.org/" class="cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled"><img src="/static/images/footer/wikimedia-button.svg" width="84" height="29" alt="Wikimedia Foundation" loading="lazy"></a></li> <li id="footer-poweredbyico"><a href="https://www.mediawiki.org/" class="cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled"><img src="/w/resources/assets/poweredby_mediawiki.svg" alt="Powered by MediaWiki" width="88" height="31" loading="lazy"></a></li> </ul> </footer> </div> </div> </div> <div class="vector-settings" id="p-dock-bottom"> <ul></ul> </div><script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.codfw.main-f69cdc8f6-2z5zb","wgBackendResponseTime":212,"wgPageParseReport":{"limitreport":{"cputime":"1.583","walltime":"1.770","ppvisitednodes":{"value":16673,"limit":1000000},"postexpandincludesize":{"value":289093,"limit":2097152},"templateargumentsize":{"value":12096,"limit":2097152},"expansiondepth":{"value":17,"limit":100},"expensivefunctioncount":{"value":19,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":471586,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00% 1546.127 1 -total"," 51.18% 791.268 4 Template:Reflist"," 36.91% 570.718 107 Template:Cite_web"," 9.93% 153.466 26 Template:Rp"," 9.21% 142.338 26 Template:R/superscript"," 6.36% 98.371 1 Template:AMD_technology"," 6.29% 97.309 2 Template:Navbox"," 5.20% 80.462 1 Template:Short_description"," 4.45% 68.861 4 Template:Fix"," 4.35% 67.289 78 Template:R/where"]},"scribunto":{"limitreport-timeusage":{"value":"0.871","limit":"10.000"},"limitreport-memusage":{"value":7871729,"limit":52428800}},"cachereport":{"origin":"mw-web.codfw.main-f69cdc8f6-c2jr9","timestamp":"20241122140704","ttl":2592000,"transientcontent":false}}});});</script> <script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"X86-64","url":"https:\/\/en.wikipedia.org\/wiki\/X86-64#Intel_64","sameAs":"http:\/\/www.wikidata.org\/entity\/Q272629","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q272629","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2003-06-12T03:03:46Z","dateModified":"2024-11-18T01:41:05Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/6\/67\/AMD_Opteron_146_Venus%2C_2005.jpg","headline":"64-bit version of the x86 instruction set"}</script> </body> </html>